**DATASHEET** 


## GENERAL DESCRIPTION

The 8304-01 is a low skew, 1-to-4 Inverting Fanout Buffer. The 8304-01 is characterized at full 3.3V for input  $V_{\rm DD}$ , and mixed 3.3V and 2.5V for output operating supply modes ( $V_{\rm DDO}$ ). Guaranteed output and part-to-part skew characteristics make the 8304-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


### **F**EATURES

- 4 LVCMOS / LVTTL outputs
- LVCMOS/LVTTL clock input
- Maximum output frequency: 166MHz
- Output skew: 50ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Small 8 lead SOIC package saves board space
- 3.3V input, outputs may be either 3.3V or 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- · Lead-Free package fully RoHS compliant
- For functional replacement part use 8304AMLF

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



8304-01 8-Lead SOIC 3.8mm x 4.8mm x 1.47mm package body M Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	$V_{_{\mathrm{DDO}}}$	Power		Output supply pin.
2	V <sub>DD</sub>	Power		Core supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4	GND	Power		Power supply ground.
5	nQ0	Output		Inverted version of clock input. LVCMOS / LVTTL interface levels.
6	nQ1	Output		Inverted version of clock input. LVCMOS / LVTTL interface levels.
7	nQ2	Output		Inverted version of clock input. LVCMOS / LVTTL interface levels.
8	nQ3	Output		Inverted version of clock input. LVCMOS / LVTTL interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DD</sub> , V <sub>DDO</sub> = 3.465V			15	pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>out</sub>	Output Impedance			7		Ω



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DDv</sub> 4.6V

Inputs,  $V_{DD}$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{DDO}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  112.7°C/W (0 lfpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Power Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current				8	mA

Table 3B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.3		1.3	V
I <sub>IH</sub>	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		2.6			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 to V<sub>DDO</sub>/2. See Parameter Measurement Information Section", "3.3V Output Load Test Circuit".

**Table 4A. AC Characteristics,**  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				166	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 166MHz	2.3		3.5	ns
tsk(o)	Output Skew; NOTE 2, 4				50	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				600	ps
t <sub>R</sub>	Output Rise Time	30% to 70%	250		500	ps
t <sub>F</sub>	Output Fall Time	30% to 70%	250		500	ps
odc	Output Duty Cycle	f ≤ 166MHz	40		60	%

All parameters measured at 166MHz unless noted otherwise.

NOTE 1: Measured from  $V_{\rm DD}/2$  of the input to  $V_{\rm DDO}/2$  of the output. Measured from the rising edge of the input to the falling edge of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at  $V_{\rm DDO}/2$ .

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{\rm DDO}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



Table 3C. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current				8	mA

Table 3D. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.3		1.3	V
I <sub>IH</sub>	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I <sub>IL</sub>	Input Low Current	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		2.1			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50 to  $V_{\rm DDO}/2$ . See Parameter Measurement Information Section, "3.3V/2.5V Output Load Test Circuit".

Table 4B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Maximum Output Frequency				166	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 166MHz	2.5		3.6	ns
tsk(o)	Output Skew; NOTE 2, 4				50	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				600	ps
t <sub>R</sub>	Output Rise Time	30% to 70%	250		500	ps
t <sub>F</sub>	Output Fall Time	30% to 70%	250		500	ps
odc	Output Duty Cycle	f ≤ 166MHz	40		60	%

All parameters measured at 166MHz unless noted otherwise.

NOTE 1: Measured from  $V_{\tiny DD}/2$  of the input to  $V_{\tiny DDO}/2$  of the output. Measured from the rising edge of the input to the falling edge of the output.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at  $V_{nnn}/2$ .


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{\rm DDO}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




# PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT









**OUTPUT SKEW** 



#### PART-TO-PART SKEW



OUTPUT RISE/FALL TIME



#### PROPAGATION DELAY

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



# RELIABILITY INFORMATION

Table 5.  $\theta_{\rm JA}{\rm vs.}$  Air Flow Table for 8 Lead SOIC

### θJA by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for 8304-01 is: 416



#### PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC




TABLE 6. PACKAGE DIMENSIONS - SUFFIX M

SYMBOL	Millin	neters
STWBOL	MINIMUN	MAXIMUM
N	8	3
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 E	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



#### TABLE 6. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8304AM-01LF	8304A01L	8 lead "Lead-Free" SOIC	tube	0°C to 70°C
8304AM-01LFT	8304A01L	8 lead "Lead-Free" SOIC	tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
	4A	3	AC Characteristics Table - revised tp <sub>LH</sub> row to t <sub>PD</sub> and revised NOTE 1.				
В	4B	4	Deleted tp <sub>HL</sub> row. AC Characteristics Table - revised tp <sub>LH</sub> row to t <sub>PD</sub> and revised NOTE 1.	4/9/02			
		6 & 7	Deleted tp <sub>HL</sub> row. Updated Figures.				
С	4A	3	AC Characteristics Table - changed tsk(pp) Part-to-Part Skew from 250ps Max. to 600ps Max.	5/20/02			
	4B	4	AC Characteristics Table - changed tsk(pp) Part-to-Part Skew from 250ps Max. to 600ps Max.	0/20/02			
С	6	10	Ordering Information, updated marking from 8304-01 to 8304AM01	6/17/02			
	T1	2	Pin Descripiton Table - revised V <sub>DD</sub> description to read "Core supply pin." (Also changed in Power Supply tables.) Deleted Pullup from note.				
D	T2	2	Pin Characteristics Table -C <sub>IN</sub> changed 4pF max. to 4pF typical.	3/1/04			
	Т6	10	Deleted R <sub>PULLUP</sub> row. Ordering Information Table - changed Part/Order number ICS8304M-01/-01T to ICS8304AM-01/-01T. Updated format throughout data sheet.	3/1/04			
D	T6	1 8	Features Section - added Lead-Free bullet. Ordering Information Table - add Lead-Free parts.	5/23/05			
D	Т6	8 10	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/29/10			
D	T6	8	Ordering Information - removed leaded devices. Updated data sheet format.	3/19-15			
D			Product Discontinuation Notice - ILast time buy expires May 6, 2017. PDN CQ-16-01.	5/9/16			



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2016. All rights reserved.