


# EPC8010 – Enhancement Mode Power Transistor

 $V_{DS}$ , 100 V


New Product

 $R_{DS(on)}$ , 160 mΩ $I_D$ , 2.7 A

RoHS (Pb) Halogen-Free

Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings			
$V_{DS}$	Drain-to-Source Voltage (Continuous)	100	V
$I_D$	Continuous ( $T_A = 25^\circ C$ , $R_{BJA} = 57^\circ C/W$ )	2.7	A
	Pulsed ( $25^\circ C$ , $T_{Pulse} = 300 \mu s$ )	7.5	
$V_{GS}$	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	
$T_J$	Operating Temperature	-40 to 150	°C
$T_{STG}$	Storage Temperature	-40 to 150	



EPC8010 eGaN FETs are supplied only in passivated die form with solder bars

**Applications**

- Ultra High Speed DC-DC Conversion
- RF Envelope Tracking
- Wireless Power Transfer
- Game Console and Industrial Movement Sensing (LiDAR)

**Benefits**

- Ultra High Efficiency
- Ultra Low  $R_{DS(on)}$
- Ultra Low  $Q_G$
- Ultra Small Footprint

**Static Characteristics ( $T_J = 25^\circ C$  unless otherwise stated)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$VB_{DSS}$	Drain-to-Source Voltage	$V_{GS} = 0 V$ , $I_D = 125 \mu A$	100		V	
$I_{DSS}$	Drain Source Leakage	$V_{GS} = 0 V$ , $V_{DS} = 80 V$		20	100	μA
$I_{GSS}$	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.1	0.5	mA
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		20	100	μA
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 0.25 mA$	0.8	1.4	2.5	V
$R_{DS(on)}$	Drain-Source On Resistance	$V_{GS} = 5 V$ , $I_D = 0.5 A$		120	160	mΩ
$V_{SD}$	Source-Drain Forward Voltage	$I_S = 0.5 A$ , $V_{GS} = 0 V$		2.5		V

Specifications are with substrate shorted to source where applicable.

**Thermal Characteristics**





		TYP	UNIT
$R_{θJC}$	Thermal Resistance, Junction to Case	8.2	°C/W
$R_{θJB}$	Thermal Resistance, Junction to Board	16	°C/W
$R_{θJA}$	Thermal Resistance, Junction to Ambient (Note 1)	82	°C/W







Note 1:  $R_{θJA}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.  
See [http://epc-co.com/epc/documents/product-training/Appnote\\_Thermal\\_Performance\\_of\\_eGaN\\_FETs.pdf](http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf) for details.


**Dynamic Characteristics ( $T_J = 25^\circ\text{C}$  unless otherwise stated)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{ISS}$	$V_{DS} = 50\text{ V}, V_{GS} = 0\text{ V}$		43	55	pF
$C_{OSS}$			25	36	
$C_{RSS}$			0.3	0.5	
$R_G$	Gate Resistance		0.3		$\Omega$
$Q_G$	Total Gate Charge	$V_{DS} = 50\text{ V}, V_{GS} = 5\text{ V}, I_D = 1\text{ A}$	360	480	pC
$Q_{GS}$	Gate-to-Source Charge	$V_{DS} = 50\text{ V}, I_D = 1\text{ A}$	130		
$Q_{GD}$	Gate-to-Drain Charge		60	100	
$Q_{G(TH)}$	Gate Charge at Threshold		100		
$Q_{OSS}$	Output Charge	$V_{DS} = 50\text{ V}, V_{GS} = 0\text{ V}$	2200	3300	
$Q_{RR}$	Source-Drain Recovery Charge		0		


Specifications are with substrate shorted to source where applicable.

**Figure 1: Typical Output Characteristics at  $25^\circ\text{C}$** **Figure 2: Transfer Characteristics****Figure 3:  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain Currents****Figure 4:  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Temperatures**



**Figure 5a: Capacitance (Linear Scale)****Figure 5b: Capacitance (Log Scale)****Figure 6: Gate Charge****Figure 7: Reverse Drain-Source Characteristics****Figure 8: Normalized On-State Resistance vs. Temperature****Figure 9: Normalized Threshold Voltage vs. Temperature**

**Figure 10: Gate Leakage Current****Figure 11: Smith Chart**


**S-Parameter Characteristics**  
 $V_{GSQ} = 1.34 \text{ V}$ ,  $V_{DSQ} = 50 \text{ V}$ ,  $I_{DQ} = 0.50 \text{ A}$   
**Pulsed Measurement, Heat-Sink Installed,  $Z_0 = 50 \Omega$**



All measurements were done with substrate shortened to source.

**Figure 12: Gain Chart****Figure 13: Device Reflection****Figure 14: Taper and Reference Plane details – Device Connection**

Micro-Strip design: 2-layer  
½ oz (17.5 µm) thick copper  
30 mil thick RO4350 substrate



S-Parameter Table - Download S-parameter files at [www.epc-co.com](http://www.epc-co.com)

Figure 15: Transient Thermal Response Curves







Figure 16: Safe Operating Area


**TAPE AND REEL CONFIGURATION**  
4mm pitch, 8mm wide tape on 7" reel


EPC8010 (Note 1)			
Dimension (mm)	target	min	max
a	8	7.9	8.3
b	1.75	1.65	1.85
c (see note 2)	3.5	3.45	3.55
d	4	3.9	4.1
e	4	3.9	4.1
f (see note 2)	2	1.95	2.05
g	1.5	1.5	1.6

Note 1: MSL1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.  
Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


## DIE MARKINGS



Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC8010	8010	YYYY	ZZZZ

## DIE OUTLINE

Solder Bar View



Dim	Micrometers		
	Min	Nominal	Max
A	2020	2050	2080
B	820	850	880
C	555	580	605
D	400	400	400
E	600	600	600
F	200	225	250
G	175	200	225
H	425	450	475
I	175	200	225
J	400	400	400

Pad no. 1 is Gate


Pad no. 2 is Source Return for Gate Driver

Pad no. 3 and 5 are Source


Pad no. 4 is Drain

Pad no. 6 is Substrate

Side View



## RECOMMENDED LAND PATTERN

(units in  $\mu\text{m}$ )

Pad no. 1 is Gate

Pad no. 2 is Source Return for Gate Driver

Pad no. 3 and 5 are Source

Pad no. 4 is Drain

Pad no. 6 is Substrate

The land pattern is solder mask defined.

Solder mask opening is 10  $\mu\text{m}$  smaller per side than bump.

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398

Information subject to change without notice.

Revised January, 2015