


SiliconMAX**N-channel TrenchMOS™ transistor****PSMN040-200W****FEATURES**

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Low thermal resistance

SYMBOL**QUICK REFERENCE DATA** $V_{DSS} = 200 \text{ V}$ $I_D = 50 \text{ A}$ $R_{DS(ON)} \leq 40 \text{ m}\Omega$ **GENERAL DESCRIPTION**

SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating.


Applications:-

- d.c. to d.c. converters
- switched mode power supplies

The PSMN040-200W is supplied in the SOT429 (TO247) conventional leaded package.

PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

SOT429 (TO247)**LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25^\circ\text{C}$ to 175°C	-	200	V
V_{DGR}	Drain-gate voltage	$T_j = 25^\circ\text{C}$ to 175°C ; $R_{GS} = 20 \text{ k}\Omega$	-	200	V
V_{GS}	Gate-source voltage		-	± 20	V
I_D	Continuous drain current	$T_{mb} = 25^\circ\text{C}$	-	50	A
		$T_{mb} = 100^\circ\text{C}$	-	36	A
I_{DM}	Pulsed drain current	$T_{mb} = 25^\circ\text{C}$	-	200	A
P_D	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	300	W
T_j, T_{stg}	Operating junction and storage temperature		-55	175	$^\circ\text{C}$

AVALANCHE ENERGY LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
E_{AS}	Non-repetitive avalanche energy	Unclamped inductive load, $I_{AS} = 50 \text{ A}$; $t_p = 100 \mu\text{s}$; T_j prior to avalanche = 25°C ; $V_{DD} \leq 25 \text{ V}$; $R_{GS} = 50 \Omega$; $V_{GS} = 10 \text{ V}$; refer to fig:15	-	661	mJ
I_{AS}	Non-repetitive avalanche current		-	50	A

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN040-200W

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j-mb}$	Thermal resistance junction to mounting base		-	0.5	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	in free air	45	-	K/W

ELECTRICAL CHARACTERISTICS $T_j = 25^\circ C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V; I_D = 0.25 mA;$	200	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 mA$	178 2.0 T _j = 175°C T _j = -55°C	- 3.0 - -	- 4.0	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10 V; I_D = 25 A$	-	35	40	mΩ
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 10 V; V_{DS} = 0 V$	-	-	116	mA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 200 V; V_{GS} = 0 V;$	-	2	100	nA
				0.05	10	μA
				-	500	μA
$Q_{g(tot)}$	Total gate charge	$I_D = 50 A; V_{DD} = 160 V; V_{GS} = 10 V$	-	183	-	nC
Q_{gs}	Gate-source charge		-	40	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	73	-	nC
$t_{d\ on}$	Turn-on delay time	$V_{DD} = 100 V; R_D = 3.9 \Omega;$	-	43	-	ns
t_r	Turn-on rise time	$V_{GS} = 10 V; R_G = 5.6 \Omega$	-	94	-	ns
$t_{d\ off}$	Turn-off delay time	Resistive load	-	230	-	ns
t_f	Turn-off fall time		-	92	-	ns
L_d	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz$	-	9530	-	pF
C_{oss}	Output capacitance		-	732	-	pF
C_{rss}	Feedback capacitance		-	380	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25^\circ C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_s	Continuous source current (body diode)		-	-	50	A
I_{SM}	Pulsed source current (body diode)		-	-	200	A
V_{SD}	Diode forward voltage	$I_F = 25 A; V_{GS} = 0 V$	-	0.85	1.2	V
t_{rr}	Reverse recovery time	$I_F = 20 A; -dI_F/dt = 100 A/\mu s;$	-	160	-	ns
Q_{rr}	Reverse recovery charge	$V_{GS} = 0 V; V_R = 30 V$	-	1.4	-	μC

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN040-200W




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D, 25^\circ C} = f(T_{mb})$




Fig.4. Transient thermal impedance.
 $Z_{th j-mb} = f(t_p); \text{parameter } D = t_p/T$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D, 25^\circ C} = f(T_{mb}); V_{GS} \geq 10 V$




Fig.5. Typical output characteristics, $T_j = 25^\circ C$.
 $I_D = f(V_{DS})$




Fig.3. Safe operating area
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig.6. Typical on-state resistance, $T_j = 25^\circ C$.
 $R_{DS(ON)} = f(I_D)$

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN040-200W




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$




Fig.8. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25^\circ\text{C}$




Fig.9. Normalised drain-source on-state resistance.
 $R_{DS(\text{ON})}/R_{DS(\text{ON})25^\circ\text{C}} = f(T_j)$




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} .
 $C = f(V_{DS})$; conditions: $V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$

Silicon MAX

N-channel TrenchMOS™ transistor

PSMN040-200W




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$




Fig.15. Maximum permissible non-repetitive avalanche current (I_{AS}) versus avalanche time (t_{AV}); unclamped inductive load




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j


Silicon MAX

N-channel TrenchMOS™ transistor

PSMN040-200W

MECHANICAL DATA

Plastic single-ended through-hole package; heatsink mounted; 1 mounting hole; 3-lead TO-247 SOT429



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	b ₂	c	D	E	e	L	L ₁ ^(t)	P	Q	q	R	S	w	Y	α	β
mm	5.3 4.7	1.9 1.7	1.2 0.9	2.2 1.8	3.2 2.8	0.9 0.6	21 20	16 15	5.45	16 15	4.0 3.6	3.7 3.3	2.6 2.4	5.3	3.5 3.3	7.5 7.1	0.4	15.7 15.3	6° 4°	17° 13°

Note

1. Tinning of terminals are uncontrolled within zone L₁.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT429		TO-247				98-04-07 99-08-04

Fig.16. SOT429; pin 2 connected to mounting base

Notes

- Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
- Refer to mounting instructions for SOT429 envelope.
- Epoxy meets UL94 V0 at 1/8".



N-channel TrenchMOS™ transistor

PSMN040-200W

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1999	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.