

CYUSB302x

SD3[™] USB and Mass Storage Peripheral Controller

Features

- Latest-generation storage support
 - □ SD3.0/SDXC UHS1 SDR50 / DDR50 Master □ eMMC 4.4 Master
 - □ SDIO 3.0 Master
- USB integration
 - Certified USB 3.0 and USB 2.0 peripheral: SuperSpeed (SS), Hi-Speed (HS), and Full-Speed (FS) only)
 - Thirty-two physical endpoints
 - Integrated transceiver
 - Accessory charger adaptor (ACA) support
- Ultra low-power in core power-down mode □ Less than 60 µA with VBATT on and 20 µA with VBATT off
- I²C master controller at 1 MHz
- Selectable input clock frequencies
 - □ 19.2, 26, 38.4, and 52 MHz
 - 19.2-MHz crystal input support
- Independent power domains for core and I/O
- 10 × 10 mm, 0.8-mm pitch ball grid array (BGA) package
- 5.099 mm × 4.695 mm × 0.55 mm, with 0.4 mm pitch small footprint wafer-level chip scale package (WLCSP)

Logic Block Diagram

Applications

- USB thumb drives
- Card readers
- Laptop with SD slots
- SD slot in TV/STB
- WIFI Dongles
- USB SDIO Bridge
- Raid on-Chip Controller



Errata: For information on silicon errata, see "Errata" on page 30. Details include trigger conditions, devices affected, and proposed workaround.

Cypress Semiconductor Corporation Document Number: 001-55190 Rev. *J 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised October 14, 2016



CYUSB302x

Contents

Functional Overview	
USB Interface (U-Port)	
Mass-Storage Support (S-Port)	
I2C Interface	
UART Interface	
I2S Interface	
SPI Interface	
Boot Options	4
Reset	
Clocking	4
Power	
Configuration Fuse	7
Digital I/Os	7
ЕЙІ	
System Level ESD	7
Pinout for BGA	
Pin Description for BGA	
Pinout for WLCSP	11
Pin Description for WLCSP	

AC Timing Parameters	15
Storage Port Timing	15
I2C Interface Timing	
Absolute Maximum Ratings	
Operating Conditions	
DC Specifications	
Reset Sequence	
Package Diagrams	
Ordering Information	
Ordering Code Definitions	
Acronyms	
Document Conventions	
Units of Measure	
Errata	30
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	





Functional Overview

SD3[™] is a USB 3.0 SuperSpeed mass-storage controller providing the latest SD/MMC support. SD3 complies with the SD Specification, Version 3.0, and the MMC Specification, Version 4.41.

SD3 offers the following access paths among USB and mass storage ports:

- A USB-port (U-Port) supporting USB 3.0 peripheral
- Two mass-storage ports (S0-Port and S1-Port) supporting mass-storage devices. Following are the possible configurations for the two mass-storage ports:
 - □ SD and MMC
 - □ SD and SD
 - □ MMC and MMC
 - □ SD and SDIO
 - □ MMC and SDIO
 - □ SDIO and SDIO

Combinations of these accesses can happen independently or in an interleaved manner.

The SD3 complies with the USB 3.0 v1.0 specification and is also backward compatible with USB 2.0.

USB Interface (U-Port)

SD3 offers the following features:

- Supports USB peripheral functionality compliant with the USB 3.0 Specification Revision 1.0 and is backward-compatible with the USB 2.0 Specification
- Supports up to 16 IN and 16 OUT endpoints.
- Supports the USB 3.0 Streams feature. It also supports USB Attached SCSI (UAS) device class to optimize mass-storage access performance.
- As a USB peripheral, SD3 supports UAS and Mass Storage Class (MSC) peripheral classes.
- When the USB port is not in use, the PHY and transceiver may be disabled for power savings.

Figure 1. USB Interface Signals



Mass-Storage Support (S-Port)

The SD3 storage interface port supports the following specifications:

- SD Specification, Version 3.0
- Multimedia Card-System Specification, MMCA Technical Committee, Version 4.4
- SDIO Host controller compliant with SDIO Specification Version 3.00

I²C Interface

SD3 has an I²C interface compatible with the I²C Bus Specification Revision 3. Because SD3's I²C interface is capable of operating only as I²C master, it may be used to communicate with other I²C slave devices. For example, SD3 may boot from an EEPROM connected to the I²C interface, as a selectable boot option.

SD3's I²C master controller also supports multi-master mode functionality.

The power supply for the l^2C interface is VIO5, which is a separate power domain from the other serial peripherals. This is to allow the l^2C interface the flexibility to operate at a different voltage than the other serial interfaces.

The I²C controller supports bus frequencies of 100 kHz, 400 kHz, and 1 MHz. When VIO5 is 1.2 V, the maximum operating frequency supported is 100 kHz. When VIO5 is 1.8 V, 2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz and 1 MHz. The I²C controller supports the clock stretching feature to enable slower devices to exercise flow control.

Both SCL and SDA signals of the I^2C interface require external pull-up resistors. These resistors must be connected to VIO5.

UART Interface

The UART interface of SD3 supports full-duplex communication. It includes the signals noted in Table 1.

Table 1. UART Interface Signals

Signal	Description
TX	Output signal
RX	Input signal
CTS	Flow control
RTS	Flow control

The UART is capable of generating a range of baud rates, from 300 bps to 4608 Kbps, selectable by the firmware. If flow control is enabled, then SD3's UART only transmits data when the CTS input is asserted. In addition to this, SD3's UART asserts the RTS output signal, when it is ready to receive data.

I²S Interface

SD3 has an I²S port to support external audio codec devices. SD3 functions as I²S Master as transmitter only. The I²S interface consists of four signals: clock line (I2S_CLK), serial data line (I2S_SD), word select line (I2S_WS), and master system clock (I2S_MCLK). SD3 can generate the system clock as an output on I2S_MCLK or accept an external system clock input on I2S_MCLK.

The sampling frequencies supported by the I^2S interface are 32 kHz, 44.1 kHz, and 48 kHz.

SPI Interface

SD3 supports an SPI Master interface on the Serial Peripherals port. The maximum operation frequency is 33 MHz.

The SPI controller supports four modes of SPI communication (see SPI Timing Specification on page 21 for details on the modes) with the Start-Stop clock. This controller is a single-master controller with a single automated SSN control. It supports transaction sizes ranging from 4 bits to 32 bits.



Boot Options

SD3 can load boot images from various sources, selected by the configuration of the PMODE pins. The boot options for the SD3 are as follows:

- Boot from USB
- Boot from I²C
- Boot from eMMC on S0-Port
- Boot from SPI

Table 2. Booting Options for SD3

PMODE[2:0] ^[1]	Boot From
FF0	S0-Port: eMMC On failure, USB boot enabled
FF1	USB Boot
FFF	I ² C On Failure, USB Boot is enabled
0FF	I ² C only
0F1	SPI On Failure, USB Boot is enabled

Reset

A reset is initiated by asserting the Reset# pin on SD3. The specific reset sequence and timing requirements are detailed in Figure 4 on page 18 and Table 14 on page 26. All I/Os are tristated during a hard reset.

Clocking

SD3 allows either a crystal to be connected between the XTALIN and XTALOUT pins or an external clock to be connected at the CLKIN pin. The XTALIN, XTALOUT, CLKIN, and CLKIN_32 pins can be left unconnected if not used.

Crystal frequency supported is 19.2 MHz, while the external clock frequencies supported are 19.2, 26, 38.4, and 52 MHz.

SD3 has an on-chip oscillator circuit that uses an external 19.2 MHz (±100 ppm) crystal (when the crystal option is used). An appropriate load capacitance is required with a crystal. Refer to the specification of the crystal used to determine the appropriate load capacitance. The FSLC[2:0] pins must be configured appropriately to select the crystal option/clock frequency option. The configuration options are shown in Table 3.

Clock inputs to SD3 must meet the phase noise and jitter requirements specified in Table 4.

The input clock frequency is independent of the clock/data rate of SD3 core or any of the device interfaces. The internal PLL applies the appropriate clock multiply option depending on the input frequency.

Table 3. Crystal/Clock Frequency Selection

FSLC[2]	FSLC[1]	FSLC[0]	Crystal/Clock Frequency
0	0	0	19.2-MHz crystal
1	0	0	19.2-MHz input CLK
1	0	1	26-MHz input CLK
1	1	0	38.4-MHz input CLK
1	1	1	52-MHz input CLK

Table 4. Input Clock Specifications for SD3

Parameter	Description	Specif	ication	Units	
Falameter	Description	Min	Max		
	100-Hz offset	-	-75	dB	
	1-kHz offset	-	-104	dB	
Phase noise	10-kHz offset	-	-120	dB	
	100-kHz offset	-	-128	dB	
	1-MHz offset	_	-130	dB	
Maximum frequency deviation	-	_	150	ppm	
Duty cycle	-	30	70	%	
Overshoot	-	-	3	%	
Undershoot	-	-	-3	%	
Rise time/fall time	-	-	3	ns	

32-kHz Watchdog Timer Clock Input

SD3 includes a watchdog timer that can be used to interrupt the core, automatically wake up SD3 in Standby mode, and reset the core. The watchdog timer runs off a 32-kHz clock, which may optionally be supplied from an external source on a dedicated pin of SD3.

The watchdog timer can be disabled by firmware.

Requirements for the optional 32-kHZ clock input are listed in Table 5.

Table 5. 32-kHz Clock Input Requirements

Parameter	Min	Max	Units
Duty cycle	40	60	%
Frequency deviation	-	±200	ppm
Rise Time/fall Time	-	200	ns





Power

SD3 has the following main groups of power supply domains:

- IO_VDDQ: This refers to a group of independent supply domains for digital I/Os. The voltage level on these supplies are 1.8 V to 3.3 V. SD3 provides six independent supply domains for digital I/Os listed as follows:
 - □ S0VDDQ: S0-Port (for SD/MMC) I/O Power Supply Domain □ S1VDDQ: S1-Port (for SD/MMC) I/O Power Supply Domain
 - □ S2VDDQ: S2-Port (GPIO) Power Supply Domain
 - VIO4: S1-Port GPIO[53:57]/O Power Supply Domain (these pins support MMC's high nibble data line - D[7:4] on S1-Port)
 - □ VIO5: I2C Power Supply Domain (supports 1.2 V to 3.3 V)
 - CVDDQ: Clock Power Supply Domain
- VDD: This is the supply voltage for the logic core. The nominal supply voltage level is 1.2 V. This supplies the core logic circuits. The same supply must also be used for the following:
 - AVDD: This is the 1.2-V supply for the PLL, crystal oscillator and other core analog circuits
 - U3TXVDDQ/U3RXVDDQ: These are the 1.2-V supply voltages for the USB 3.0 interface.
- VBATT/VBUS: This is the 3.2-V to 6-V battery power supply for the USB I/O and analog circuits. This supply powers the USB transceiver through SD3's internal voltage regulator. VBATT is internally regulated to 3.3 V.

Table 6. Entry and Exit Methods for Low-Power Modes

Power Modes

SD3 supports the following power modes:

Normal mode: This is the full-functional operating mode. In this mode the internal CPU clock and the internal PLLs are enabled.

Normal operating power consumption does not exceed the sum of ICC_CORE max and ICC_USB max (see Table 9 on page 15 for current consumption specifications).

The I/O power supplies (S0VDDQ, S1VDDQ, VIO4, and VIO5) may be turned off when the corresponding interface is not in use. S2VDDQ cannot be turned off at any time if the S2-Port is used in the application.

- SD3 supports four low-power modes (see Table 6 on page 5):
 - □ Suspend mode with USB 3.0 PHY enabled (L1 mode)
 - □ Suspend mode with USB 3.0 PHY disabled (L2 mode)
 - Standby mode (L3 mode)
 - □ Core power-down mode (L4 mode)

Low Power Mode	Characteristics	Methods of Entry	Methods of Exit
	The power consumption in this mode does not exceed ISB ₁		
	■ USB 3.0 PHY is enabled and is in U3 mode (one of the suspend modes defined by the USB 3.0 specification). This one block alone operates with its internal clock while all other clocks are shut down		
	All I/Os maintain their previous state	Firmware executing on the core can put SD3 into suspend mode. For example, on USB suspend condition, firmware may decide to put SD3 into suspend mode	D+ transitioning to low or high
	Power supply for the wakeup source and All others		D- transitioning to low or high
Suspend mode with USB 3.0 PHY Enabled	core power must be retained. All other power domains can be turned on/off individ-		Resume condition on SSRX +/-
(L1 mode)	ually		Detection of VBUS
	The states of the configuration registers, buffer memory and all internal RAM are		Assertion of GPIO[17]
	maintained		Assertion of RESET#
	 All transactions must be completed before SD3 enters Suspend mode (state of outstanding transactions are not preserved) 		
	The firmware resumes operation from where it was suspended (except when woken up by RESET# assertion) because the program counter does not reset		



Table 6. Entry and Exit Methods for Low-Power Modes (continued)

Low Power Mode	Characteristics	Methods of Entry	Methods of Exit		
	 The power consumption in this mode does not exceed ISB₂ USB 3.0 PHY is disabled and the USB 				
	interface is in suspend mode ■ The clocks are shut off. The PLLs are				
	disabled ■ All I/Os maintain their previous state				
Suspend mode with USB 3.0 PHY disabled (L2 mode)	 All nos maintain their previous state USB interface maintains the previous state 		D+ transitioning to low or high		
	 Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individ- ually 	Firmware executing on the core can put SD3 into suspend mode. For example, on USB suspend condition, firmware may decide to put SD3 into suspend	 D- transitioning to low or high Resume condition on SSRX +/- Detection of VBUS 		
	The states of the configuration registers, buffer memory, and all internal RAM are maintained	mode	 Assertion of GPIO[17] Assertion of RESET# 		
	 All transactions must be completed before SD3 enters Suspend mode (state of outstanding transactions are not preserved) 				
	The firmware resumes operation from where it was suspended (except when woken up by RESET# assertion) because the program counter does not reset				
	The power consumption in this mode does not exceed ISB3				
	All configuration register settings and program/data RAM contents are preserved. However, data in the buffers or other parts of the data path, if any, is not guaranteed. Therefore, the external processor should take care that needed data is read before putting SD3 into this Standby Mode				
	The program counter is reset after waking up from Standby	Firmware executing on the core or	Detection of VBUS		
Standby Mode (L3 mode)	GPIO pins maintain their configuration		Assertion of GPIO[17]		
inouc)	Crystal oscillator is turned off	priate register	Assertion of RESET#		
	Internal PLL is turned off				
	USB transceiver is turned off				
	Core is powered down. Upon wakeup, the core re-starts and runs the program stored in the program/data RAM				
	Power supply for the wakeup source and core power must be retained. All other power domains can be turned on/off individ- ually				
	The power consumption in this mode does not exceed ISB ₄				
	Core power is turned off				
Core Power Down Mode (L4 mode)	All buffer memory, configuration registers and the program RAM do not maintain state. It is necessary to reload the firmware on exiting from this mode	■ Turn off VDD	 Reapply VDD Assertion of RESET# 		
	In this mode, all other power domains can be turned on/off individually				



Configuration Fuse

Fuse options are available for specific usage models. Contact Cypress Applications/Marketing for details.

Digital I/Os

SD3 provides firmware controlled pull-up or pull-down resistors internally on all digital I/O pins. The pins can be pulled high through an internal 50-k Ω resistor or can be pulled low through an internal 10-k Ω resistor to prevent the pins from floating. The I/O pins may have the following states:

- Tristated (High-Z)
- Weak pull-up (through internal 50 kΩ)
- Pull down (through internal 10 kΩ)
- Hold (I/O hold its value) when in low power modes

All unused I/Os should be pulled high by using the internal pull-up resistors. All unused outputs should be left floating. All I/Os can be driven at full-strength, three-quarter strength, half-strength, or quarter-strength. These drive strengths are configured based on each interface.

EMI

SD3 meets EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics. SD3 can tolerate reasonable EMI, conducted by aggressor, outlined by these specifications and continue to function as expected.

System Level ESD

SD3 has built-in ESD protection on the D+, D–, GND pins on the USB interface. The ESD protection levels provided on these ports are:

- ±2.2-KV human body model (HBM) based on JESD22-A114 Specification
- ±6-KV contact discharge and ±8-KV air gap discharge based on IEC61000-4-2 level 3A
- ±8-KV contact discharge and ±15-KV air gap discharge based on IEC61000-4-2 level 4C.

This protection ensures the device continues to function after ESD events up to the levels stated.

The SuperSpeed USB signals (SSRX+, SSRX-, SSTX+, SSTX-) and S0/S1_INS have up to ± 2.2 KV HBM internal ESD protection.

	1	2	3	4	5	6	7	8	9	10	11
А	U3VSSQ	U3RXVDDQ	SSRXM	SSRXP	SSTXP	SSTXM	AVDD	VSS	DP	DM	NC
В	VIO4	FSLC[0]	R_USB3	FSLC[1]	U3TXVDDQ	CVDDQ	AVSS	VSS	VSS	VDD	NC
С	GPIO[54]	GPIO[55]	VDD	GPIO[57]	RESET#	XTALIN	XTALOUT	R_USB2	OTG_ID	NC	VIO5
D	GPIO[50]	GPIO[51]	GPIO[52]	GPIO[53]	GPIO[56]	CLKIN_32	CLKIN	VSS	I2C_GPIO[58]	I2C_GPIO[59]	O[60]
Е	GPIO[47]	VSS	S1VDDQ	GPIO[49]	GPIO[48]	FSLC[2]	NC	NC	VDD	VBATT	VBUS
F	S0VDDQ	GPIO[45]	GPIO[44]	GPIO[41]	GPIO[46]	NC	GPIO[2]	GPIO[5]	GPIO[1]	GPIO[0]	VDD
G	VSS	GPIO[42]	GPIO[43]	GPIO[30]	GPIO[25]	GPIO[22]	GPIO[21]	GPIO[15]	GPIO[4]	GPIO[3]	VSS
Н	VDD	GPIO[39]	GPIO[40]	GPIO[31]	GPIO[29]	GPIO[26]	GPIO[20]	GPIO[24]	GPIO[7]	GPIO[6]	S2VDDQ
J	GPIO[38]	GPIO[36]	GPIO[37]	GPIO[34]	GPIO[28]	GPIO[16]	GPIO[19]	GPIO[14]	GPIO[9]	GPIO[8]	VDD
К	GPIO[35]	GPIO[33]	VSS	VSS	GPIO[27]	GPIO[23]	GPIO[18]	GPIO[17]	GPIO[13]	GPIO[12]	GPIO[10]
L	VSS	VSS	VSS	GPIO[32]	VDD	VSS	VDD	NC	S2VDDQ	GPIO[11]	VSS

Figure 2. SD3 BGA Ball Map (Top View)

Pinout for BGA



Pin Description for BGA

Table 7. Pin List

Pin No.	Power Domain	I/O	Name	Description							
				S2-PORT (GPIO)							
F10	VI01	I/O	GPIO[0]		GPIO						
F9	VI01	I/O	GPIO[1]		GPIO						
F7	VI01	I/O	GPIO[2]		GPIO						
G10	VI01	I/O	GPIO[3]		GPIO						
G9	VI01	I/O	GPIO[4]		GPIO						
F8	VI01	I/O	GPIO[5]	GPIO							
H10	VI01	I/O	GPIO[6]		GPIO						
H9	VI01	I/O	GPIO[7]		GPIO						
J10	VI01	I/O	GPIO[8]		GPIO						
J9	VI01	I/O	GPIO[9]		GPIO						
K11	VI01	I/O	GPIO[10]		GPIO						
L10	VI01	I/O	GPIO[11]		GPIO						
K10	VI01	I/O	GPIO[12]		GPIO						
K9	VI01	I/O	GPIO[13]		GPIO						
J8	VI01	I/O	GPIO[14]		GPIO						
G8	VI01	I/O	GPIO[15]		GPIO						
J6	VI01	I/O	GPIO[16]		GPIO						
K8	VI01	I/O	GPIO[17]		GPIO						
K7	VI01	I/O	GPIO[18]	GPIO							
J7	VI01	I/O	GPIO[19]		GPIO						
H7	VI01	I/O	GPIO[20]		GPIO						
G7	VI01	I/O	GPIO[21]		GPIO						
G6	VI01	I/O	GPIO[22]		GPIO						
K6 H8	VI01 VI01	I/O I/O	GPIO[23]		GPIO GPIO						
G5	VI01 VI01	1/O 1/O	GPIO[24] GPIO[25]		GPIO						
H6	VI01	1/O	GPIO[25] GPIO[26]		GPIO						
K5	VI01	1/O	GPIO[20] GPIO[27]		GPIO						
J5	VI01	1/O	GPIO[27] GPIO[28]		GPIO						
H5	VI01	1/O	GPIO[29]		GPIO						
G4	VI01	1/O	GPIO[30]		PMODE[0]						
H4	VI01	1/O	GPIO[31]		PMODE[1]						
L4	VI01	1/O	GPIO[32]		PMODE[2]						
 L8			NC		No Connect						
C5	CVDDQ	I	RESET#		Active Low. Hardware Reset.						
				8b MMC	SD+GPIO	GPIO					
				Configuration	Configuration	Configuration					
K2	VI02	I/O	GPIO[33]	S0_SD0	S0_SD0	GPIO					
J4	VI02	I/O	GPIO[34]	S0_SD1	S0_SD1	GPIO					
K1	VI02	I/O	GPIO[35]	S0_SD2 S0_SD2 GPIO							
J2	VI02	I/O	GPIO[36]	S0_SD3 S0_SD3 GPIO							
J3	VI02	I/O	GPIO[37]	S0_SD4	GPIO	GPIO					
J1 H2	VI02 VI02	I/O	GPIO[38] GPIO[39]	S0_SD5	GPIO GPIO	GPIO GPIO					
H2 H3	VI02 VI02	I/O I/O	GPIO[39] GPIO[40]	S0_SD6 S0_SD7	GPIO	GPIO					
F4	VI02 VI02	1/O 1/O	GPIO[40] GPIO[41]	S0_SD7 S0_CMD	S0_CMD	GPIO					
F4 G2	V102 V102	1/O	GPIO[41] GPIO[42]	S0_CND S0_CLK	S0_CMD S0_CLK	GPIO					
02	VIUZ	10	0110[42]		GU_OLK	GFIO					



Table 7. Pin List (continued)

Pin No.	Power Domain	I/O	Name	Description								
G3	VI02	I/O	GPIO[43]		S0_WP S0_WP						PIO	
F3	VI02	I/O	GPIO[44]	S0S1_INS			S0S1_INS			G	PIO	
F2	VI02	I/O	GPIO[45]	1	MMC0_RST_OU	JT		GPIO			GPIO	
				8b MMC	SD+UART	SD+SPI	SD+GPIO	GPIO	GPIO+ UART+I2S	SD+I2S	UART+ SPI+I2S	
F5	VI03	I/O	GPIO[46]	S1_SD0	S1_SD0	S1_SD0	S1_SD0	GPIO	GPIO	S1_SD0	UART_RTS	
E1	VI03	I/O	GPIO[47]	S1_SD1	S1_SD1	S1_SD1	S1_SD1	GPIO	GPIO	S1_SD1	UART_CTS	
E5	VI03	I/O	GPIO[48]	S1_SD2	S1_SD2	S1_SD2	S1_SD2	GPIO	GPIO	S1_SD2	UART_TX	
E4	VI03	I/O	GPIO[49]	S1_SD3	S1_SD3	S1_SD3	S1_SD3	GPIO	GPIO	S1_SD3	UART_RX	
D1	VI03	I/O	GPIO[50]	S1_CMD	S1_CMD	S1_CMD	S1_CMD	GPIO	I2S_CLK	S1_CMD	I2S_CLK	
D2	VI03	I/O	GPIO[51]	S1_CLK	S1_CLK	S1_CLK	S1_CLK	GPIO	I2S_SD	S1_CLK	I2S_SD	
D3	VI03	I/O	GPIO[52]	S1_WP	S1_WP	S1_WP	S1_WP	GPIO	I2S_WS	S1_WP	I2S_WS	
D4	VIO4	I/O	GPIO[53]	S1_SD4	UART_RTS	SPI_SCK	GPIO	GPIO	UART_RTS	GPIO	SPI_SCK	
C1	VIO4	I/O	GPIO[54]	S1_SD5	UART_CTS	SPI_SSN	GPIO	GPIO	UART_CTS	I2S_CLK	SPI_SSN	
C2	VIO4	I/O	GPIO[55]	S1_SD6	UART_TX	SPI_MISO	GPIO	GPIO	UART_TX	I2S_SD	SPI_MISO	
D5	VIO4	I/O	GPIO[56]	S1_SD7 MMC1_R	UART_RX	SPI_MOSI	GPIO	GPIO	UART_RX	I2S_WS	SPI_MOSI	
C4 C9	VIO4	I/O	GPIO[57] NC	ST_OUT	GPIO	GPIO	GPIO	GPIO	I2S_MCLK	I2S_MCLK	I2S_MCLK	
	U3RXVD			No Connect								
A3	DQ	I	SSRXM			USE	3 3.0 SuperSp	eed Receive	e Minus			
A4	U3RXVD DQ	I	SSRXP			US	B 3.0 SuperSp	eed Receiv	e Plus			
A6	U3TXVD DQ	0	SSTXM			USE	3.0 SuperSpe	eed Transm	it Minus			
A5	U3TXVD DQ	0	SSTXP			US	B 3.0 SuperSp	eed Transn	nit Plus			
A9	VBATT/ VBUS	I/O	D+				USB (HS/F	S) Data Plu	S			
A10	VBATT/ VBUS	I/O	D-				USB (HS/FS	5) Data Minu	IS			
A11			NC				No C	onnect				
B2	CVDDQ	I	FSLC[0]				FSL	.C[0]				
C6	AVDD	I/O	XTALIN				XT/	ALIN				
C7	AVDD	I/O	XTALOU T				XTA	LOUT				
B4	CVDDQ	I	FSLC[1]				FSL	.C[1]				
E6	CVDDQ	I	FSLC[2]				FSL	.C[2]				
D7	CVDDQ	I	CLKIN				CL	KIN				
D6	CVDDQ	I	CLKIN_3 2				CLK	N_32				
D9	VIO5	I/O	I ² C_GPIO [58]			SCL	(Serial Clock)	for I ² C Bus	Interface			
D10	VIO5	I/O	I ² C_GPIO [59]			SDA	(Serial Data) f	or I ² C Bus	Interface			
E7			NC				No C	onnect				
C10			NC					onnect				
B11			NC		No Connect							
E8			NC		No Connect							
F6			NC	No Connect								
D11	VIO5	0	O[60]	Output only								
E10		PWR	VBATT									
B10		PWR	VDD									
A1		PWR	U3VSSQ									



Table 7. Pin List (continued)

Pin No.	Power Domain	I/O	Name	Description
E11		PWR	VBUS	
D8		PWR	VSS	
H11		PWR	S2VDDQ	
E2		PWR	VSS	
L9		PWR	S2VDDQ	
G1		PWR	VSS	
F1		PWR	S0VDDQ	
G11		PWR	VSS	
E3		PWR	S1VDDQ	
L1		PWR	VSS	
B1		PWR	VIO4	
L6		PWR	VSS	
B6		PWR	CVDDQ	
B5		PWR	U3TXVD DQ	
A2		PWR	U3RXVD DQ	
C11		PWR	VIO5	
L11		PWR	VSS	
A7		PWR	AVDD	
B7		PWR	AVSS	
C3		PWR	VDD	
B8		PWR	VSS	
E9		PWR	VDD	
B9		PWR	VSS	
F11		PWR	VDD	
H1		PWR	VDD	
L7		PWR	VDD	
J11		PWR	VDD	
L5		PWR	VDD	
K4		PWR	VSS	
L3		PWR	VSS	
K3		PWR	VSS	
L2		PWR	VSS	
A8		PWR	VSS	
				Precision Resistors
C8	VBUS/VB ATT	I/O	R_usb2	Precision resistor for USB 2.0 (Connect a 6.04 k Ω +/-1% resistor between this pin and GND)
В3	U3TXVD DQ	I/O	R_usb3	Precision resistor for USB 3.0 (Connect a 200 Ω +/-1% resistor between this pin and GND)



Pinout for WLCSP

	12	11	10	9	8	7	6	5	4	3	2	1
А	VSS	VSS	SSRXM		SSTXM	FSLC[0]	AVSS	AVDD	DP	U2AFEVSSQ	DM	VDD
в	L_GPIO[55]	LVDDQ	SSRXP	R_USB3	SSTXP	FSLC[2]	XTALIN	XTALOUT	SWDP	R_USB2	SWDM	VDD
с	L_GPIO[56]	S1VDDQ	U3RXVDDQ	U3VSSQ	U3TXVDDQ	CVDDQ	CLKIN_32	CLKIN	U2PLLVSS Q	OTG_ID	TDO	TRST#
D	S1_GPIO[49]	S1_GPIO[50]	L_GPIO[53]	L_GPIO[54]	RESET#	VDD	12C_GPIO[58]	TMS	I2CVDDQ	ТСК	12C_GPIO[59]	VSS
Е	L_GPIO[57]	S1_GPIO[48]	S1_GPIO[51]	S1_GPIO[52]	I2C_O[60]	VSS	VSS	VSS	VSS	P_GPIO[3]	VBATT	VBUS
F	VSS	S1_GPIO[46]	S1_GPIO[47]	FSLC[1]	TDI	VDD	VDD	VDD	VDD	P_GPIO[4]	P_GPIO[1]	P_GPIO[0]
G	SOVDDQ	S0_GPIO[43]	S0_GPIO[44]	S0_GPIO[45]	VSS	VSS	VDD	VSS	P_GPIO[9]	P_GPIO[7]	P_GPIO[6]	P_GPIO[2]
н	VSS	S0_GPIO[40]	S0_GPIO[41]	S0_GPIO[42]	S0_GPIO[39]	VSS	P_GPIO[20]	P_GPIO[18]	P_GPIO[14]	P_GPIO[12]	P_GPIO[8]	PVDDQ
J	S0VDDQ	S0_GPIO[38]	S0_GPIO[37]	S0_GPIO[36]	P_GPIO[31]	P_GPIO[27]	P_GPIO[25]	P_GPIO[22]	P_GPIO[19]	P_GPI0[15]	P_GPIO[10]	P_GPIO[5]
к	S0_GPIO[35]	S0_GPIO[34]	S0_GPIO[33]	P_GPIO[32]	P_GPIO[28]	P_GPIO[26]	P_GPIO[16]	P_GPIO[21]	INT#	P_GPIO[24]	P_GPI0[11]	VSS
L	VDD	VSS	VDD	P_GPIO[30]	P_GPIO[29]	PVDDQ	P_GPIO[23]	VSS	PVDDQ	P_GPI0[17]	P_GPI0[13]	VSS

Figure 3. SD3 WLCSP Ball Map (Bottom View)^[2]



Pin Description for WLCSP

Table 8. Pin List

Pin	Power Domain	I/O	Name	Description						
					P-Port					
					GPIO					
F1	VI01	I/O	GPIO[0]		GPIO					
F2	VI01	I/O	GPIO[1]		GPIO					
G1	VI01	I/O	GPIO[2]		GPIO					
E3	VI01	I/O	GPIO[3]		GPIO					
F3	VI01	I/O	GPIO[4]		GPIO					
J1	VI01	I/O	GPIO[5]		GPIO					
G2	VI01	I/O	GPIO[6]		GPIO					
G3	VI01	I/O	GPIO[7]		GPIO					
H2	VI01	I/O	GPIO[8]		GPIO					
G4	VI01	I/O	GPIO[9]		GPIO					
J2	VI01	I/O	GPIO[10]		GPIO					
K2	VI01	I/O	GPIO[11]		GPIO					
H3	VI01	I/O	GPIO[12]		GPIO					
L2	VI01	I/O	GPIO[13]		GPIO					
H4	VI01	I/O	GPIO[14]		GPIO					
J3	VI01	I/O	GPIO[15]		GPIO					
K6	VI01	I/O	GPIO[16]		GPIO					
L3	VI01	I/O	GPIO[17]		GPIO					
H5	VI01	I/O	GPIO[18]		GPIO					
J4 H6	VI01 VI01	1/O 1/O	GPIO[19]		GPIO GPIO					
	VI01 VI01	1/O	GPIO[20]		GPIO					
K5 J5	VI01 VI01	1/O	GPIO[21] GPIO[22]		GPIO					
L6	VI01 VI01	1/O	GPI0[22] GPI0[23]		GPIO					
K3	VI01 VI01	1/O	GPIO[23] GPIO[24]		GPIO					
J6	VI01	1/O			GPIO					
50 K7	VI01 VI01	1/O	GPIO[25] GPIO[26]		GPIO					
J7	VI01	1/O	GPIO[20] GPIO[27]		GPIO					
57 K8	VI01	1/O	GPIO[27] GPIO[28]		GPIO					
L8	VI01	1/O	GPIO[29]		GPIO					
L0 L9	VI01	I/O	GPIO[30]		PMODE[0]					
 	VI01	I/O	GPIO[31]		PMODE[1]					
K9	VI01	I/O	GPIO[32]		PMODE[2]					
K4	VI01	0	INT#		INT#					
D8	CVDDQ	1	RESET#		RESET#					
	OVDEQ		REGET#		S0-Port					
				8b MMC	SD+GPIO	GPIO				
K10	VI02	I/O	GPIO[33]	S0_SD0	S0_SD0	GPIO				
K11	VI02	I/O	GPIO[34]	S0_SD1	S0_SD1	GPIO				
K12	VI02	I/O	GPIO[35]	S0_SD1 S0_SD1 GPIO S0_SD2 S0_SD2 GPIO						
J9	VI02	I/O	GPIO[36]	S0_SD3						
J10	VI02	I/O	GPIO[37]	S0_SD3 S0_SD3 GPIO S0_SD4 GPIO GPIO						
J11	VI02	I/O	GPIO[38]	S0_SD5 GPIO GPIO						
H8	VI02	I/O	GPIO[39]	S0_SD6 GPIO GPIO						
H11	VI02	I/O	GPIO[40]	S0_SD7	GPIO	GPIO				
H10	VI02	I/O	GPIO[41]	S0_CMD	S0_CMD	GPIO				
1110	V102	10	010[41]			0110				



Table 8. Pin List (continued)

Pin	Power Domain	I/O	Name	Description							
H9	VI02	I/O	GPIO[42]	S0_	S0_CLK S0_CLK G					GPIO	
G11	VI02	I/O	GPIO[43]	S0_WP S0_WP				GPIO			
G10	VI02	I/O	GPIO[44]	S0S1_INS S0S1_INS				GPIO			
G9	VI02	I/O	GPIO[45]	MMC0_	RST_OUT		GPIO			GPIO	
			•		•		S1-P	ort	•		
				8b MMC							UART+SPI+I2S
F11	VI03	I/O	GPIO[46]	S1_SD0	S1_SD0	S1_SD0	S1_SD0	GPIO	GPIO	S1_SD0	UART_RTS
F10	VI03	I/O	GPIO[47]	S1_SD1	S1_SD1	S1_SD1	S1_SD1	GPIO	GPIO	S1_SD1	UART_CTS
E11	VI03	I/O	GPIO[48]	S1_SD2	S1_SD2	S1_SD2	S1_SD2	GPIO	GPIO	S1_SD2	UART_TX
D12	VI03	I/O	GPIO[49]	S1_SD3	S1_SD3	S1_SD3	S1_SD3	GPIO	GPIO	S1_SD3	UART_RX
D11	VI03	I/O	GPIO[50]	S1_CMD	S1_CMD	S1_CMD	S1_CMD	GPIO	I2S_CLK	S1_CMD	I2S_CLK
E10	VI03	I/O	GPIO[51]	S1_CLK	S1_CLK	S1_CLK	S1_CLK	GPIO	I2S_SD	S1_CLK	I2S_SD
E9	VI03	I/O	GPIO[52]	S1_WP	S1_WP	S1_WP	S1_WP	GPIO	I2S_WS	S1_WP	I2S_WS
D10	VI04	I/O	GPIO[53]	S1_SD4	UART_RTS	SPI_SCK	GPIO	GPIO	UART_RTS	GPIO	SPI_SCK
D9	VI04	I/O	GPIO[54]	S1_SD5	UART_CTS	SPI_SSN	GPIO	GPIO	UART_CTS	I2S_CLK	SPI_SSN
B12	VI04	I/O	GPIO[55]	S1_SD6	UART_TX	SPI_MISO	GPIO	GPIO	UART_TX	I2S_SD	SPI_MISO
C12	VI04	I/O	GPIO[56]	S1_SD7	UART_RX	SPI_MOSI	GPIO	GPIO	UART_RX	I2S_WS	SPI_MOSI
E12	VI04	I/O	GPIO[57]	MMC1_RS T_OUT	GPIO	GPIO	GPIO	GPIO	I2S_MCLK	I2S_MCLK	I2S_MCLK
				1_001							
							U-P	ort			
C3	VBUS/VBATT	I	OTG_ID				USB OTG Id	entificati	on		
A10	U3RXVDDQ	I	SSRXM			US	B 3.0 SuperSpe	ed Rece	ive Minus		
B10	U3RXVDDQ	I	SSRXP			US	B 3.0 SuperSpe	ed Rece	eive Plus		
A8	U3TXVDDQ	0	SSTXM			USI	3 3.0 SuperSpee	ed Trans	mit Minus		
B8	U3TXVDDQ	0	SSTXP			US	B 3.0 SuperSpe	ed Tran	smit Plus		
A4	VBUS/VBATT	I/O	DP				USB (HS/FS) Data P	lus		
A2	VBUS/VBATT	I/O	DM				USB (HS/FS)	Data Mi	nus		
B4	VBUS/VBATT	I/O	SWDP			USB	(HS/FS) Switch	Interface	e Data Plus		
B2	VBUS/VBATT	I/O	SWDM			USB (HS/FS) Switch I	nterface	Data Minus		
							Crystal/	Clocks			
A7	CVDDQ	I	FSLC[0]				Frequency	Select ()		
B6	AVDD	I/O	XTALIN				Crystal Osci	llator Inp	out		
B5	AVDD	I/O	XTALOUT				Crystal Oscill	ator Out	put		
F9	CVDDQ	Ι	FSLC[1]				Frequency	Select ?	1		
B7	CVDDQ	I	FSLC[2]				Frequency	Select 2	2		
C5	CVDDQ	Ι	CLKIN				External Cl	ock Inpu	ıt		
C6	CVDDQ	I	CLKIN_32			32.76-	kHz Clock Input	for Wat	chdog Timer		
							Oth				
D6	I2C_VDDQ	I/O	I2C_GPIO[58]				(Serial Clock) for				
D2	I2C_VDDQ	I/O	I2C_GPIO[59]				(Serial Data) fo				
F8	I2C_VDDQ	Ι	TDI				l (Test Data In) f				
C2	I2C_VDDQ	0	TDO	TDO (Test Data Out) for JTAG Interface							
C1	I2C_VDDQ	0	TRST#	TRST (Test Reset) for JTAG Interface							
D5	I2C_VDDQ	0	TMS	TMS (Test Mode Select) for JTAG Interface							
D3	I2C_VDDQ	0	TCK			TC	K (Test Clock) for				
E8	I2C_VDDQ	0	O[60]				Charger Det		put		
E2		PWR							anut		
E2		PVVK	VBATT	ļ			USB Supply V	onage li	iput		



Table 8. Pin List (continued)

Pin	Power Domain	I/O	Name	Description
B1		PWR	VDD	
A1		PWR	VDD	
C9		PWR	U3VSSQ	GND
E1		PWR	VBUS	USB Supply Voltage Input
C4		PWR	U2PLLVSSQ	USB2 Regulator GND
H1		PWR	PVDDQ	P-Port Supply Voltage Input
K1		PWR	VSS	GND
L4		PWR	PVDDQ	P-Port Supply Voltage Input
L5		PWR	VSS	GND
L7		PWR	PVDDQ	P-Port Supply Voltage Input
L1		PWR	VSS	GND
J12		PWR	S0VDDQ	S0-Port Supply Voltage Input
H12		PWR	VSS	GND
G12		PWR	S0VDDQ	S0- Port Supply Voltage Input
C11		PWR	S1VDDQ	S1-Port Supply Voltage Input
F12		PWR	VSS	GND
B11		PWR	LVDDQ	Low Performance Peripherals Supply Voltage Input
A11		PWR	VSS	GND
A12		PWR	VSS	GND
C7		PWR	CVDDQ	Clock Supply Voltage Input
C8		PWR	U3TXVDDQ	USB3 1.2V Supply Voltage
C10		PWR	U3RXVDDQ	USB3 1.2V Supply Voltage
D4		PWR	I2C_VDDQ	I2C and JTAG Supply Voltage Input
A3		PWR	U2AFEVSSQ	GND
A5		PWR	AVDD	Analog Supply Voltage Input
A6		PWR	AVSS	Analog GND
F4		PWR	VDD	Core Supply Voltage Input
D1		PWR	VSS	GND
F5		PWR	VDD	Core Supply Voltage Input
E4		PWR	VSS	GND
F6		PWR	VDD	Core Supply Voltage Input
E5		PWR	VSS	GND
F7		PWR	VDD	Core Supply Voltage Input
E6		PWR	VSS	GND
D7		PWR	VDD	Core Supply Voltage Input
E7		PWR	VSS	GND
G6		PWR	VDD	Core Supply Voltage Input
L10		PWR	VDD	Core Supply Voltage Input
L12		PWR	VDD	Core Supply Voltage Input
H7		PWR	VSS	GND
G7		PWR	VSS	GND
L11		PWR	VSS	GND
G8		PWR	VSS	GND
G5		PWR	VSS	GND
B3	VBUS/VBATT	I/O	R_USB2	Precision Resistor for USB 2.0 (Connect a 6.04 k Ω ± 1% resistor between this pin and GND)
B9	U3TXVDDQ	I/O	 R_USB3	Precision Resistor for USB 3.0 (Connect a 200 Ω ± 1% resistor between this pin and GND)
-		-		,



AC Timing Parameters

Storage Port Timing

The S0-Port and S1-Port support the MMC Specification Version 4.4 and SD Specification Version 3.0.

Table 9 lists the timing parameters for S0-Port and S1-Port of SD3.

Table 9. S-Port Timing Parameters^[3]

Parameter	Description	Min	Max	Units
	MMC-20			
tSDIS CMD	Host input setup time for CMD	4.8	_	ns
tSDIS DAT	Host input setup time for DAT	4.8	_	ns
tSDIH CMD	Host input hold time for CMD	4.4	_	ns
tSDIH DAT	Host input hold time for DAT	4.4	_	ns
tSDOS CMD	Host output setup time for CMD	5	_	ns
tSDOS DAT	Host output setup time for DAT	5	_	ns
tSDOH CMD	Host output hold time for CMD	5	_	ns
tSDOH DAT	Host output hold time for DAT	5	_	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	50	_	ns
SDFREQ	Clock frequency		20	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MMC-26			
tSDIS CMD	Host input setup time for CMD	10	_	ns
tSDIS DAT	Host input setup time for DAT	10	_	ns
tSDIH CMD	Host input hold time for CMD	9	_	ns
tSDIH DAT	Host input hold time for DAT	9	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	3	-	ns
tSDOH DAT	Host output hold time for DAT	3	-	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	_	2	ns
tSDCK	Clock cycle time	38.5	-	ns
SDFREQ	Clock frequency		26	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MC-HS			•
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	4	-	ns
tSDIH CMD	Host input hold time for CMD	3	_	ns
tSDIH DAT	Host input hold time for DAT	3	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	3	_	ns
tSDOH DAT	Host output hold time for DAT	3	_	ns
tSCLKR	Clock rise time	_	2	ns



Table 9. S-Port Timing Parameters^[3] (continued)

Parameter	Description	Min	Max	Units
tSCLKF	Clock fall time	-	2	ns
tSDCK	Clock cycle time	19.2	-	ns
SDFREQ	Clock frequency	-	52	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	MMC-DDR52			
tSDIS CMD	Host input setup time for CMD	4	-	ns
tSDIS DAT	Host input setup time for DAT	0.56	_	ns
tSDIH CMD	Host input hold time for CMD	3	-	ns
tSDIH DAT	Host input hold time for DAT	2.58	-	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	2.5	_	ns
tSDOH CMD	Host output hold time for CMD	3	_	ns
tSDOH DAT	Host output hold time for DAT	2.5	_	ns
tSCLKR	Clock rise time	-	2	ns
tSCLKF	Clock fall time	-	2	ns
tSDCK	Clock cycle time	19.2	_	ns
SDFREQ	Clock frequency		52	MHz
tSDCLKOD	Clock duty cycle	45	55	%
	SD-Default Speed (S	DR12)		
tSDIS CMD	Host input setup time for CMD	24	_	ns
tSDIS DAT	Host input setup time for DAT	24	_	ns
tSDIH CMD	Host input hold time for CMD	2.5	_	ns
tSDIH DAT	Host input hold time for DAT	2.5	_	ns
tSDOS CMD	Host output setup time for CMD	5	_	ns
tSDOS DAT	Host output setup time for DAT	5	_	ns
tSDOH CMD	Host output hold time for CMD	5	_	ns
tSDOH DAT	Host output hold time for DAT	5	_	ns
tSCLKR	Clock rise time	_	2	ns
tSCLKF	Clock fall time	-	2	ns
tSDCK	Clock cycle time	40	_	ns
SDFREQ	Clock frequency		25	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	SD-High-Speed(SD	R25)		
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	4	_	ns
tSDIH CMD	Host input hold time for CMD	2.5	_	ns
tSDIH DAT	Host input hold time for DAT	2.5	_	ns
tSDOS CMD	Host output setup time for CMD	6	_	ns
tSDOS DAT	Host output setup time for DAT	6	_	ns
tSDOH CMD	Host output hold time for CMD	2	_	ns
tSDOH DAT	Host output hold time for DAT	2	_	ns
tSCLKR	Clock rise time		2	ns



Table 9. S-Port Timing Parameters^[3] (continued)

Parameter	Description	Min	Max	Units
tSCLKF	Clock fall time	-	2	ns
tSDCK	Clock cycle time	20	_	ns
SDFREQ	Clock frequency	-	50	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	SD-SDR50			1
tSDIS CMD	Host input setup time for CMD	1.5	_	ns
tSDIS DAT	Host input setup time for DAT	1.5	_	ns
tSDIH CMD	Host input hold time for CMD	2.5	_	ns
tSDIH DAT	Host input hold time for DAT	2.5	_	ns
tSDOS CMD	Host output setup time for CMD	3	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	0.8	_	ns
tSDOH DAT	Host output hold time for DAT	0.8	_	ns
tSCLKR	Clock rise time	-	2	ns
tSCLKF	Clock fall time	-	2	ns
tSDCK	Clock cycle time	10	_	ns
SDFREQ	Clock frequency		100	MHz
tSDCLKOD	Clock duty cycle	40	60	%
	SD-DDR50			
tSDIS CMD	Host input setup time for CMD	4	_	ns
tSDIS DAT	Host input setup time for DAT	0.92	_	ns
tSDIH CMD	Host input hold time for CMD	2.5	_	ns
tSDIH DAT	Host input hold time for DAT	2.5	_	ns
tSDOS CMD	Host output setup time for CMD	6	_	ns
tSDOS DAT	Host output setup time for DAT	3	_	ns
tSDOH CMD	Host output hold time for CMD	0.8	_	ns
tSDOH DAT	Host output hold time for DAT	0.8	_	ns
tSCLKR	Clock rise time	-	2	ns
tSCLKF	Clock fall time	-	2	ns
tSDCK	Clock cycle time	20	_	ns
SDFREQ	Clock frequency		50	MHz
tSDCLKOD	Clock duty cycle	45	55	%

Note
3. All parameters guaranteed by design and validated through characterization.



I²C Interface Timing

I²C Timing



Table 10. I²C Timing Parameters^[4]

Parameter	Description	Min	Max	Units
	I ² C Standard Mode Parameters			
fSCL	SCL clock frequency	0	100	kHz
tHD:STA	Hold time START condition	4	-	μs
tLOW	LOW period of the SCL	4.7	_	μs
tHIGH	HIGH period of the SCL	4	-	μs
tSU:STA	Setup time for a repeated START condition	4.7	_	μs
tHD:DAT	Data hold time	0	_	μs
tSU:DAT	Data setup time	250	_	ns
tr	Rise time of both SDA and SCL signals	_	1000	ns
tf	Fall time of both SDA and SCL signals	_	300	ns
tSU:STO	Setup time for STOP condition	4	_	μs
tBUF	Bus free time between a STOP and START condition	4.7	_	μs
tVD:DAT	Data valid time	_	3.45	μs
tVD:ACK	Data valid ACK	_	3.45	μs
tSP	Pulse width of spikes that must be suppressed by input filter	n/a	n/a	

Note4. All parameters guaranteed by design and validated through characterization.



Table 10. I²C Timing Parameters^[4] (continued)

Parameter	Description	Min	Max	Units
	I ² C Fast Mode Parameters	1		
fSCL	SCL clock frequency	0	400	kHz
tHD:STA	Hold time START condition	0.6	-	μs
tLOW	LOW period of the SCL	1.3	-	μs
tHIGH	HIGH period of the SCL	0.6	-	μs
tSU:STA	Setup time for a repeated START condition	0.6	-	μs
tHD:DAT	Data hold time	0	-	μs
tSU:DAT	Data setup time	100	-	ns
tr	Rise time of both SDA and SCL signals	_	300	ns
tf	Fall time of both SDA and SCL signals	_	300	ns
tSU:STO	Setup time for STOP condition	0.6	-	μs
tBUF	Bus-free time between a STOP and START condition	1.3	-	μs
tVD:DAT	Data valid time	_	0.9	μs
tVD:ACK	Data valid ACK	_	0.9	μs
tSP	Pulse width of spikes that must be suppressed by input filter	0	50	ns
	I ² C Fast Mode Plus Parameters (Not supported at I2C_VDD	Q = 1.2V)		
fSCL	SCL clock frequency	0	1000	kHz
tHD:STA	Hold time START condition	0.26	-	μs
tLOW	LOW period of the SCL	0.5	-	μs
tHIGH	HIGH period of the SCL	0.26	-	μs
tSU:STA	Setup time for a repeated START condition	0.26	-	μs
tHD:DAT	Data hold time	0	-	μs
tSU:DAT	Data setup time	50	-	μs
tr	Rise time of both SDA and SCL signals	-	120	ns
tf	Fall time of both SDA and SCL signals	-	120	ns
tSU:STO	Setup time for STOP condition	0.26	-	μs
tBUF	Bus free time between a STOP and START condition	0.5	-	μs
tVD:DAT	Data valid time	_	0.45	μs
tVD:ACK	Data valid ACK	_	0.55	μs
tSP	Pulse width of spikes that must be suppressed by input filter	0	50	ns



I²S Timing Diagram

Figure 5. I²S Transmit Cycle



Table 11. I²S Timing Parameters^[5]

Parameter	Description	Min	Max	Units
tΤ	I ² S transmitter clock cycle	Ttr	-	ns
tTL	I ² S transmitter cycle LOW period	0.35 Ttr	_	ns
tTH	I ² S transmitter cycle HIGH period	0.35 Ttr	_	ns
tTR	I ² S transmitter rise time	-	0.15 Ttr	ns
tTF	I ² S transmitter fall time	-	0.15 Ttr	ns
tThd	I ² S transmitter data hold time	0	_	ns
tTd	I ² S transmitter delay time	-	0.8tT	ns
Note tT is sele	ctable through clock gears. Max Ttr is designed for 96-kHz codec at 32 bi	ts to be 326 ns	(3.072 MHz).	

Note

 5. All parameters guaranteed by design and validated through characterization.



SPI Timing Specification

Figure 6. SPI Timing



SPI Master Timing for CPHA = 0



SPI Master Timing for CPHA = 1



Table 12. SPI Timing Parameters^[6]

Parameter	Description	Min	Max	Units
fop	Operating frequency	0	33	MHz
tsck	Cycle time	30	-	ns
twsck	Clock high/low time	13.5	-	ns
tlead	SSN-SCK lead time	1/2 tsck ^[7] -5	1.5 tsck ^[7] + 5	ns
tlag	Enable lag time	0.5	1.5 tsck ^[7] +5	ns
trf	Rise/fall time	-	8	ns
tsdd	Output SSN to valid data delay time	-	5	ns
tdv	Output data valid time	-	5	ns
tdi	Output data invalid	0	-	ns
tssnh	Minimum SSN high time	10	-	ns
tsdi	Data setup time input	8	-	ns
thoi	Data hold time input	0	-	ns
tdis	Disable data output on SSN high	0	-	ns

Notes6. All parameters guaranteed by design and validated through characterization.7. Depends on LAG and LEAD setting in the SPI_CONFIG register.





Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device.

Storage temperature65 °C to +150 °C	
Ambient temperature with power supplied (Industrial) –40 °C to +85 °C	
Supply voltage to ground potential	
V _{DD} , A _{VDDQ} 1.25 V	
$S2_{VDDQ}, S1_{VDDQ}, S0_{VDDQ}, V_{IO4}, V_{IO5} \dots 3.6 V$	
U3TX _{VDDQ} , U3RX _{VDDQ} 1.25 V	
DC input voltage to any input pin VCC + 0.3	
DC voltage applied to outputs in High Z State VCC + 0.3	
(VCC is the corresponding I/O voltage)	
Statia disphares valtage FSD protection levels	

Static discharge voltage ESD protection levels:

- ±2.2-KV human body model (HBM) based on JESD22-A114
- Additional ESD Protection levels on D+, D–, VBUS, GND pins U-port and GPIO pins LPP-Port
- ±6-KV contact discharge, ±8-KV air gap discharge based on IEC61000-4-2 level 3A, ±8-KV contact discharge, and ±15-KV air gap discharge based on IEC61000-4-2 level 4C

Latch-up current > 200 mA

Maximum output short circuit current for all I/O configurations. (Vout = 0 V) –100 mA

Operating Conditions

TA (ambient temperature under bias) Industrial	–40 °C to +85 °C
V _{DD} , A _{VDDQ} , U3TX _{VDDQ} , U3RX _{VDDQ} supply voltage	1.15 V to 1.25 V
V _{BATT} supply voltage	3.2 V to 6 V
$S2_{VDDQ},S1_{VDDQ},S0_{VDDQ},V_{IO4},C_{VDDQ}$ supply voltage	1.7 V to 3.6 V
V _{IO5} supply voltage	1.15 V to 3.6 V



DC Specifications

Table 13. DC Specifications

Parameter	Description	Min	Max	Units	Notes
V _{DD}	Core voltage supply	1.15	1.25	V	1.2-V typical
A _{VDD}	Analog voltage supply	1.15	1.25	V	1.2-V typical
S0 _{VDDQ}	SD/ MMC/ CF I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
S1 _{VDDQ}	SD/MMC I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
S2 _{VDDQ}	GPIO/ CF I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V _{IO4}	GPIO/ I/O power supply domain	1.7	3.6	V	1.8-, 2.5-, and 3.3-V typical
V _{BATT}	USB voltage supply	3.2	6	V	3.7-V typical
V _{BUS}	USB voltage supply	4.0	6	V	5-V typical
U3TX _{VDDQ}	USB 3.0 1.2-V supply	1.15	1.25	v	1.2-V typical. A 22-µF bypass capacitor is required on this power supply.
U3RX _{VDDQ}	USB 3.0 1.2-V supply	1.15	1.25	V	1.2-V typical. A 22-µF bypass capacitor is required on this power supply.
C _{VDDQ}	Clock voltage supply	1.7	3.6	V	1.8-, 3.3-V typical
V _{IO5}	I ² C voltage supply	1.2	3.3	V	1.2-,1.8-, 2.5-, and 3.3-V typical
V _{IH1}	Input HIGH voltage 1	0.625 × VCC	VCC + 0.3	V	For 2.0 V \leq V _{CC} \leq 3.6 V (except USB port).VCC is the corresponding I/O voltage supply.
V _{IH2}	Input HIGH voltage 2	VCC - 0.4	VCC + 0.3	V	For 1.7 V \leq V _{CC} \leq 2.0 V (except USB port). VCC is the corresponding I/O voltage supply.
V _{IL}	Input LOW voltage	-0.3	0.25 × VCC	V	VCC is the corresponding I/O voltage supply.
V _{OH}	Output HIGH voltage	0.9 × VCC	-	V	I _{OH} (max) = –100 μA tested at quarter drive strength. VCC is the corresponding I/O voltage supply.
V _{OL}	Output LOW voltage	_	0.1 × VCC	V	I _{OL} (min) = +100 μA tested at quarter drive strength. VCC is the corresponding I/O voltage supply.
I _{IX}	Input leakage current for all pins except SSTXP/SSXM/SSRXP/SSRXM	-1	1	μΑ	All I/O signals held at V _{DDQ} (For I/Os that have a pull-up/down resistor connected, the leakage current increases by V _{DDQ} /R _{pu} or V _{DDQ} /R _{PD}
I _{OZ}	Output High-Z leakage current for all pins except SSTXP/SSXM/SSRXP/SSRXM	-1	1	μA All I/O signals held at VD	
I _{CC} Core	Core and Analog Voltage Operating Current	_	200	mA	Total current through AVDD, VDD
I _{CC} USB	USB voltage supply operating current	_	60	mA	



Table 13. DC Specifications (continued)

Parameter	Description	Min	Мах	Units	Notes
I _{SB1}	Total suspend current during Suspend Mode with USB 3.0 PHY enabled (L1 mode)	_	_	mA	Core current: 1.5 mA I/O current: 20 µA USB current: 2 mA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I _{SB2}	Total suspend current during Suspend Mode with USB 3.0 PHYdisabled (L2 mode)	_	_	mA	Core current: 250 µA I/O current: 20 µA USB current: 1.2 mA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I _{SB3}	Total Standby Current during Standby Mode (L3 mode)	_	_	μΑ	Core current: 60 µA I/O current: 20 µA USB current: 40 µA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
I _{SB4}	Total Standby Current during Core Power Down Mode (L4 mode)	_	_	μΑ	Core current: 0 µA I/O current: 20 µA USB current: 40 µA For typical PVT (Typical silicon, all power supplies at their respective nominal levels at 25 °C.)
V _{RAMP}	Voltage Ramp Rate on Core and I/O Supplies	0.2	50	V/ms	Voltage ramp must be monotonic
V _N	Noise Level Permitted on VDD and I/O Supplies	_	100	mV	Max p-p noise level permitted on all supplies except A _{VDD}
V _{N_AVDD}	Noise Level Permitted on AVDD Supply	_	20	mV	Max p-p noise level permitted on A _{VDD}



Reset Sequence

Table 14 provides the hard reset sequence requirements for SD3.

Table 14. Reset and Standby Timing Parameters

Parameter	Definition	Conditions	Min (ms)	Max (ms)
tRPW		Clock Input	1	-
	Minimum RESET# pulse width	Crystal Input	1	_
tRH	Minimum high on RESET#	-	5	-
tRR	Reset Recovery Time (after which Boot loader begins		1	-
	firmware download)	Crystal Input	5	
tSBY	Time to enter Standby/Suspend (from the time MAIN_CLOCK_EN/ MAIN_POWER_EN bit is set)	-	_	1
tWU	Time to wakeup from standby	Clock Input	1	-
1000	Time to wakeup from standby	Crystal Input	5	-
tWH	Minimum time before Standby/Suspend source may be reasserted	-	5	_



Figure 7. Reset Sequence





Package Diagrams



Figure 8. 121-ball FBGA (10 × 10 × 1.20 mm) Package Outline, 001-54471

Figure 9. 131-ball WLCSP FB131/FN131 Package Outline, 001-62221

0.188±0.015



001-62221 *C



Ordering Information

Table 15. Ordering Information

Ordering Code	SD/eMMC SDIO Ports	SRAM (KB)	Package Type
CYUSB3023-FBXCT	1	512	131-ball WLCSP
CYUSB3025-BZXI	2	512	121-ball BGA

Ordering Code Definitions







Acronyms

Table 16. Acronyms Used in this Document

Acronym	Description		
ACA	accessory charger adaptor		
BGA	ball grid array		
MMC	multimedia card		
PLL	phase locked loop		
SD	secure digital		
SDIO	secure digital input / output		
SLC	single-level cell		
USB	universal serial bus		

Document Conventions

Units of Measure

Table 17. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
μA	microamperes
μs	microseconds
mA	milliamperes
Mbps	Megabytes per second
MHz	mega hertz
ms	milliseconds
ns	nanoseconds
Ω	ohms
pF	pico Farad
V	volts



Errata

This document describes the errata for the SD3, CYUSB3021-BZXI. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Compare this document to the device's datasheet for a complete functional description. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number	Device Characteristics
CYUSB3021-BZXI	

SD3 USB and Mass Storage Peripheral Controller Qualification Status

Product Status: Sampling

SD3 USB and Mass Storage Peripheral Controller Errata Summary

The following table defines the errata applicability to available SD3 USB and Mass Storage Peripheral Controller family devices.

Items	Part Number	Silicon Revision	Fix Status
[1]. USB Boot is Not Stable	CYUSB3021-BZXI	ES	Workaround provided Fix in Production Silicon

1. USB Boot is Not Stable

Problem Definition

SD3 may not enumerate with the USB host (for example, a PC) and fail to boot from the USB port if, after reset, the PMODE pins are selected or configured to boot from USB.

■Parameters Affected

NA

Trigger Condition(s)

This condition is triggered when PMODE pins are configured to boot from USB port.

■Scope of Impact

Fails to boot from USB Port

■Workaround

Select an alternate boot option, such as I2C or P-Port boot

■Fix Status

Fix in production silicon





Document History Page

Document	t Number: 00	01-55190		ass Storage Peripheral Controller
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2761891	VSO	09/10/09	New data sheet.
*A	2823531	OSG	12/08/2009	Added data sheet to the USB 3.0 EROS spec 001-51884. No technical updates
*В	3080927	OSG	11/08/2010	Changed status from Advance to Preliminary Added the following sections: Power, Configuration Fuse, Digital I/Os, EMI, System Level ESD, Absolute Maximum Ratings, AC Timing Parameters, Rese Sequence. Added DC Specifications table Updated Pin List Updated block diagram Updated part number Updated package diagram
*C	3204393	OSG	03/23/2011	Added a reference to footnote 1 in Table 1.
*D	3217917	OSG	04/06/2011	Changed values of R_USB2 and R_USB3
*E	3369042	OSG	12/06/2011	Updated tRR and tRPW for crystal input Added clarification regarding I _{OZ} and I _{IX} Updated 121-ball FBGA package diagram Added clarification regarding VCC in DC Specifications table In Power Modes description, stated that S2VDDQ cannot be turned off at any time if the S2-port is used in the application Updated Absolute Maximum Ratings Added requirement for by-pass capacitor on U3RX _{VDDQ} and U3TX _{VDDQ} Updated I2C interface tVD:ACK parameter for 1 MHz operation. Changed datasheet status from Preliminary to Final.
*F	3649782	OSG	08/16/2012	Added note about the I2C controller support for clock stretching. Updated Clocking and Hard Reset sections. Modified V _{BUS} min value. Updated Rise/fall time max value.
*G	3848148	OSG	12/20/2012	Updated 121-ball FBGA package diagram to current revision.
*Н	4016006	GSZ	06/04/2013	Updated Features. Updated Applications. Updated Logic Block Diagram. Updated Functional Overview. Updated Pin Description for BGA. Added Pinout for WLCSP. Added Pin Description for WLCSP. Updated AC Timing Parameters Updated Package Diagrams (Added Figure 9). Updated Ordering Information (Updated part numbers).
*	4131901	GSZ	09/23/2013	Changed status to Final. Updated Package Diagrams: spec 001-62221 – Changed revision from *B to *C. Updated Ordering Information (Updated part numbers). Updated in new template. Completing Sunset Review.
*յ	5460202	RAJV	10/14/2016	Added Errata. Updated package diagram (spec 001-54471 *D to *E) in Package Diagrams. Updated CY Logo, Copyright and Disclaimer.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2009-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.