ASSP for Power Management Applications

Buck DC/DC Converter + Low noise LDO

MB39C022G/MB39C022J/MB39C022L MB39C022N

DESCRIPTION

The MB39C022 is a 2 channels power supply IC. It consists of one channel buck DC/DC Converter and one channel LDO regulator. The DC/DC converter has fast transient response and load regulation with current mode control topology. Moreover, the integrated LDO provides an auxiliary output supply for noise sensitive circuit.

FEATURES

- Power supply voltage range
- : 2.5 V to 5.5 V
- For buck DC/DC included SW FET (CH1) : output 0.8 V to 4.5 V, 600 mA Max
- For LDO (CH2) : output 3.30 V 300 mA Max (MB39C022G) output 2.85 V 300 mA Max (MB39C022J)
 - outp
 - output 1.80 V 300 mA Max (MB39C022L) output 1.20 V 300 mA Max (MB39C022N)
- Error Amp threshold voltage
- : 0.3 V ± (2.5%) (CH1)
- Fast line transient response with current mode topology (CH1)
- PFM mode at light load current with VO1/VIN1 \leq 80% (IO1 \leq 10 mA) (CH1)
- Power-on-reset with 66 ms delay (CH2)
- Built-in short current protect (CH1)
- Built-in over current protect (CH1, CH2)
- Built-in thermal protection function
- Small size plastic SON-10 (3 mm \times 3 mm) package

■ APPLICATIONS

- Portable Equipment
- PND, GPS
- PMP
- Mobile TV, USB-dongle (CMMB, DVB-T, DMB-T)
- Smart-phone
- MP3



■ PIN ASSIGNMENT



■ PIN DESCRIPTIONS

Block	Pin No.	Pin name	I/O	Descriptions
CH1 (buck DC/DC)	6	FB	Ι	CH1 Error Amp input pin
	9	LX	0	CH1 Inductor connection pin
CH2 (LDO)	3	VOUT2	0	CH2 LDO output pin
Control	7	EN1	I	CH1 Control pin (L : shutdown / H : operation)
Control	1	EN2	I	CH2 Control pin (L : shutdown / H : operation)
	8	VIN1		CH1 Power supply pin
Power	2	VIN2		CH2 Power supply pin
Fower	10	GND1		CH1 Ground pin
	5	GND2	—	CH2 Ground pin
Power-on Reset	4	POR	0	Power on reset output pin (NMOS open drain)

MB39C022

■ I/O TERMINAL EQUIVALENT CIRCUIT DIAGRAM



■ BLOCK DIAGRAM



■ FUNCTION DESCRIPTIONS

(1) PFM/PWM Logic Control Block (CH1)

The built-in P-ch and N-ch MOS FETs are controlled for synchronization rectification according to the frequency (2.0 MHz) oscillated from the built-in oscillator (square wave oscillation circuit). Under light load, it operates intermittently.

This circuit protects the through current caused by synchronous rectification and the reverse current in discontinuous mode.

Since the PWM control circuit of this IC is in the control method in current mode, the current peak value is monitored and controlled as required.

(2) Level converter and lout Comparator circuit (CH1)

The Level converter circuit detects the current (ILX) which flows to the external inductor from the built-in P-ch MOS FET. By comparing VIDET obtained through I-V conversion of peak current IPK of ILX with the Error Amp output, the Iout Comparator turns off the built-in P-ch MOS FET via the PWM Logic Control circuit.

(3) Error Amp phase compensation circuit (CH1)

The error amplifier (Error Amp) detects the output voltage from the DC/DC converter and output to the current comparators (ICOMP). The output voltage setting resistor externally connected to FB allows an arbitrary output voltage to be set.

(4) LDO Block (CH2)

The integrated low noise low dropout regulator (LDO) is available up to 300 mA current capability and 700 mA over current protection (OCP). The LDO output VOUT2 requires a 1.0 μ F capacitor for stability. MB39C022G, MB39C022J, MB39C022L and MB39C022N have fixed 3.3 V, 2.85 V, 1.8 V and 1.2 V output voltages respectively, eliminating the need for an external resistor divider.

(5) POR Block

The POR circuit monitors the VO1 through the FB pin voltage. When the FB pin voltage reaches 97% of V_{FBTH}, POR pin becomes high level after the hold time of 66 ms. The POR pin is an open-drain output and pulled up to VIN or VO1 with an external resistor.



Timing Chart : (POR pin pulled up to VIN with resistor)

(6) Reference Voltage Block (VREF)

A high accuracy reference voltage is generated with BGR (bandgap reference) circuit.

(7) Under Voltage Lockout Protection Circuit Block (UVLO)

The circuit protects against IC malfunction and system destruction/deterioration in a transitional state or a momentary drop of when the internal reference voltage starts. It detects a voltage drop at the VIN1 pin and stops IC operation. When voltages at the VIN1 pin exceed the threshold voltage of the under voltage lockout protection circuit, the system is restored.

(8) Over Temperature Protection Block (OTP)

The circuit protects an IC from heat-destruction. If the junction temperature reaches 135 °C, the circuit turns off the CH1 and CH2 operation, When the junction temperature comes down to +110 °C, the CH1 and CH2 are returned to the normal operation.

(9) Control Block (CTL)

Control function table

EN1	EN2	CH1 and POR	CH2	VREF, UVLO, OTP
L	L	OFF	OFF	OFF
н	L	ON	OFF	ON
L	Н	OFF	ON	ON
Н	Н	ON	ON	ON

ABSOLUTE MAXIMUM RATINGS

Deveneter	Cumb al	Condition	R	ating	Unit	
Parameter	Symbol	Condition	Min	Max	Unit	
Dower ownshi welte se	VIN1	VIN1 pin	- 0.3	+ 6.0	V	
Power supply voltage	VIN2	VIN2 pin	- 0.3	VIN1 + 0.3	V	
	VFB	FB pin	- 0.3	VIN1 + 0.3	V	
Input voltage	VEN1	EN1 pin	- 0.3	+ 6.0	V	
	VEN2	EN2 pin	- 0.3	+ 6.0	V	
POR pull-up voltage	VPOR	POR pin	- 0.3	+ 6.0	V	
LX voltage	VLX	LX pin	- 0.3	VIN1 + 0.3	V	
LX peak current	ILX	LX pin AC		1.6	А	
Peak current	IO2	VOUT2 pin AC		0.8	А	
		T		2632*1, *2		
Power dissipation	DD	Ta ≤ +25 °C		980* ^{1, *3}	- mW	
	PD	Ta ≤ +85 °C		1053*1, *2, *4		
		$1a \ge + 65$ °C		392 *1, *3, *4		
Storage temperature	Тѕтс	_	- 55	+ 125	°C	

*1: When mounted on four layer epoxy board of 11.7 cm \times 8.4 cm

*2: At connect the exposure pad and with thermal via (Thermal via 4 pcs).

*3: At connect the exposure pad and not thermal via.

- *4: Power dissipation value between + 25 °C and + 85 °C is obtained by connecting these two points with a straight line
- WARNING: The use of negative voltages below -0.3 V to the GND pin may create parasitic transistors on LSI lines, which can cause abnormal operation.
 - If LX terminal is short-circuited to VIN1 or VIN2 or GND line, there is a possibility to destroy it. Such usage is prohibit
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol Condition				Unit		
Farameter	Symbol	Condition	Min	Тур	Max	ont	
Power supply veltage	VIN1	VIN1 pin*1, *3, *4, *5	2.5	3.7	5.5	V	
Power supply voltage	VIN2	VIN2 pin ^{*2, *3}	2.0	5.7	5.5	v	
	VFB	FB pin	—	0.30		V	
Input voltage	VEN1	EN1 pin	0	—	5.5	V	
	VEN2	EN2 pin	0	—	5.5	V	
Output voltage	VO1	CH1 : buck DC/DC*1, *5	0.8		4.5	V	
	ILX	LX pin DC	—		0.6	А	
Output current	IVOUT2	VOUT2 pin DC	—	—	0.3	А	
Operating ambient temperature	Та	—	- 40	+ 25	+ 85	°C	

*1 : The minimum VIN1 has to meet two conditions : VIN1 \geq (VIN1 Min) and VIN1 \geq VO1 + 0.5 V

*2 : The minimum VIN2 has to meet two conditions : VIN2 \geq (VIN2 Min) and VIN2 \geq VO2 + Vdrop

*3 : VIN1 \geq VIN2

*4 : VIN1 startup rise time \leq 1 ms is recommended

*5 : PFM mode at light load current with VO1/VIN1 \leq 80% (IO1 \leq 10 mA)

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

Demonstration		Sym-			•		Value		
	Parameter	bol	Pin No.	Condit	Condition		Тур	Max	Unit
	Threshold voltage	VTH	6	FB pin		- 2.5%	0.3	+ 2.5%	V
	Input Bias current	IFB	6	FB = 0 V		- 100	0	+ 100	nA
	SW PMOS-Tr On resistor	RPON	8,9	ILX = -100 m/s	Ą		0.35		Ω
CH1 [Buck DC/DC]	SW NMOS-Tr On resistor	RNON	9,10	ILX = 100 mA			0.25		Ω
00/001	Line regulation	Vline1		VIN1 = 2.5 V to	5.5 V*1		10		mV
	Load regulation	Vload1		IO1 = 100 mA t	o 600 mA	—	10		mV
	Over current protect	ILIM1	9	VOUT1 $ imes$ 0.9		0.9	1.2	1.5	А
				IO2 = 0 mA to MB39C022G	– 300 mA	- 2.5%	3.30	+ 2.5%	V
	Output voltage	VO2	3	IO2 = 0 mA to MB39C022J	– 300 mA	- 2.5%	2.85	+ 2.5%	V
	Oulput voltage	002	5	IO2 = 0 mA to MB39C022L	– 300 mA	- 2.5%	1.80	+ 2.5%	V
				IO2 = 0 mA to MB39C022N	– 300 mA	- 2.5%	1.20	+ 2.5%	V
	Line regulation	Vline2	3	VIN2 = 2.5 V to	5.5 V*2			10	mV
	Load regulation	Vload2	3	IO2 = 0 mA to	– 300 mA	—		25	mV
	Drop out voltage	Vdrop	3	IO2 = - 300 m/ VIN2 = VO2 : MB39C022G, N			200		mV
CH2				MD2000200*3	f = 1 kHz		70*4		dB
[LDO]				MB39C022G*3	f = 10 kHz		70*4		dB
				MB39C022J*3	f = 1 kHz		65*4		dB
	PSRR ratio	PSRR	3	MD39C0223 °	f = 10 kHz	—	65*4		dB
		FORK	5	MB39C022L*3	f = 1 kHz	—	60*4	—	dB
				MD39C022L °	f = 10 kHz		60*4		dB
				MR20C022N	f = 1 kHz		55*4		dB
				MB39C022N	f = 10 kHz		55* ⁴		dB
	Output noise voltage	Vnoise	3	f = 10 Hz to 100 EN1 = 0 V) kHz,	—	55*4		μVrms
	Over current protect	ILIM2	3	VO2 × 0.9		500	700	980	mA
	Short current protect	ISCP2	3	VO2 = 0 V		150	350	700	mA

(Continued)

MB39C022

(Continued)

(Ta = + 25 °	C, VIN1 :	= VIN2 = 3.7 \	/)
--------------	-----------	----------------	----

Parameter		Sumbel	Symbol Pin No. Condition		Value			Unit
Para	meter	Symbol	PIN NO.	Condition	Min	Тур	Max	Unit
Power On	Hold time	Thold	4	fosc = 2 MHz	52.8	66	79.2	ms
Reset	Output voltage	VPOR	4	POR = 250 μA	_	_	0.1	V
[POR]	Output current	IPOR	4	POR = 5.5 V			1	μΑ
Under Voltage Lockout	Threshold voltage	VTHL	2, 8	VIN1	1.95	2.10	2.25	V
Protection Circuit Block [UVLO]	Hysteresis width	VH	2, 8	_		0.20		V
Over Temperature	Stop temperature	ТОТРН				+ 135		°C
DIUUK	Hysteresis width	TOTPHYS		—	—	+ 25	_	°C
Oscillator Block [OSC]	Output frequency	fosc	9	_	1.6	2.0	2.4	MHz
	Input voltage	VIH	1, 7	EN1, EN2 ON	1.5		_	V
Control Block [CTL]	input voltage	VIL	1, 7	EN1, EN2 OFF			0.4	V
	Input current	IEN	1, 7	EN1, EN2 = 0 V	- 100	0	+ 100	nA
	Shut down	ICC1	8	EN1, EN2 = 0 V		0	1	μA
	power supply current	ICC1	2	EN1, EN2 = 0 V	—	0	1	μΑ
	Standby power	ICC2	8	EN1 = VIN1, EN2 = 0 V	_	30	60	μΑ
General	supply current (DCDC)	ICC2	2	IO1 = 0 mA, VFB = VIN1		0	1	
	Standby power	ICC3	8	EN1 = 0 V, EN2 = VIN1	_	10	18	
	supply current (LDO)	supply current (LDO) ICC3		IO2 = 0 mA		60	120	μA
	Power-on	ICC4	8	EN1, EN2 = VIN1,		0.9	1.5	mA
	invalid current	ICC4	2	VFB = 0.2 V		60	120	μΑ

(): target value

*1 : The minimum VIN1 has to meet two conditions : VIN1 \geq (VIN1 Min) and VIN1 \geq VO1 + 0.5 V

*2 : The minimum VIN2 has to meet two conditions : VIN2 \ge (VIN2 Min) and VIN2 \ge VO2 + Vdrop

*3 : VIN2 = VO2 + 1 V, IO2 = 100 mA

*4 : This value is not be specified. This should be used as a reference to support designing the circuits.



Component	ltem	Specification	Remarks
C1	Ceramic capacitor	10 µF	
C2	Ceramic capacitor	4.7 μF	
C3	Ceramic capacitor	22 pF	
C4	Ceramic capacitor	4.7 μF	
C5	Ceramic capacitor	1 μF	for MB39C022J, MB39C022L
05		4.7 μF	for MB39C022G, MB39C022N
L1	Inductor	2.2 μH	
R3	Resistor	1 MΩ	
R5	Resistor	600 kΩ	at VO1 = 1.2 V*
R6	Resistor	200 kΩ	

* : The output voltage of VO1 can be adjusted by the external resistor divider R5.

$$V_{\text{O1}} = V_{\text{ref}} \times \frac{(\text{R5} + \text{R6})}{\text{R6}} = 0.3 \text{ V} \times \frac{(600 \text{ k}\Omega + 200 \text{ k}\Omega)}{200 \text{ k}\Omega} = 1.2 \text{ V}$$

APPLICATION NOTES

[1] Selection of components Selection of an external inductor for DCDC

This IC is designed to operate well with a $2.2 \,\mu$ H inductor. Choosing larger values would lead to larger overshoot/ undershoot during load transient. Choosing a smaller value would lead to larger ripple voltage.

The inductor should be rated for a saturation current higher than the LX peak current value during normal operating conditions, and should have a minimal DC resistance. (100 m Ω or less is recommended to improve efficiency.)

LX peak current value IPK is obtained by the following formula.

 $I_{\mathsf{PK}} = \mathsf{Iout} + \frac{\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}}{\mathsf{L}} \times \frac{\mathsf{D}}{\mathsf{fosc}} \times \frac{1}{2} = \mathsf{Iout} + \frac{(\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{V}_{\mathsf{OUT}}}{2 \times \mathsf{L} \times \mathsf{fosc} \times \mathsf{V}_{\mathsf{IN}}}$

- L : External inductor value
- IOUT : Load current

V_{IN} : Power supply voltage

- VOUT : Output setting voltage
- D : ON- duty to be switched (= V_{OUT}/V_{IN})
- fosc : Switching frequency (2.0 MHz)

ex) At V_{IN} = 3.7 V, V_{OUT} = 1.2 V, I_{OUT} = 0.6 A, L = 2.2 μ H, fosc = 2.0 MHz The maximum peak current value I_{PK};

$$I_{\mathsf{PK}} = I_{\mathsf{OUT}} + \frac{(\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{V}_{\mathsf{OUT}}}{2 \times L \times \mathsf{fosc} \times \mathsf{V}_{\mathsf{IN}}} = 0.6 \ \mathsf{A} + \frac{(3.7 \ \mathsf{V} - 1.2 \ \mathsf{V}) \times 1.2 \ \mathsf{V}}{2 \times 2.2 \ \mu \mathsf{H} \times 2 \ \mathsf{MHz} \times 3.7 \ \mathsf{V}} = 0.69 \ \mathsf{A}$$

I/O capacitor selection

- DC/DC's output capacitor's finite equivalent series resistance (ESR) causes ripple voltages on output equal to the amount of current variation multiplied by the ESR value. The output capacitor value also has a significant impact on the operating stability of the device when used as a DC/DC converter. Therefore, FUJITSU MICROELECTRONICS generally recommends C2 = 4.7 μF as DCDC output capacitor, or a larger capacitor value can be used if ripple voltages are not suitable.
- For DCDC, select a low ESR for the VIN1/VIN2 input capacitor to suppress dissipation from ripple currents. In addition, to reduce startup overshoot for DC/DC and LDO, it is recommended that larger ceramic capacitor be used for input capacitors C1 and C4. Recommended values are C1 = 10 μ F, C2 = 4.7 μ F.
- Types of capacitors

Ceramic capacitors are effective for reducing the ESR and afford smaller DC/DC converter circuit. However, power supply functions as a heat generator, therefore avoid using capacitor with the F-temperature rating (-80% to +20%). FUJITSU MICROELECTRONICS recommends capacitors with the B-temperature rating ($\pm 10\%$ to $\pm 20\%$).

Normal electrolytic capacitors are not recommended due to their high ESR.

Tantalum capacitor will reduce ESR, however, it is dangerous to use because it turns into short mode when damaged. If you insist on using a tantalum capacitor, FUJITSU MICROELECTRONICS recommends the type with an internal fuse.

[2] DCDC Output voltage setting

The output voltage V₀₁ of this IC is defined by the external resistive divider R5 & R6. Note that C3 is a capacitor used for improving stability. Use a 22 pF cap for C3 should be suitable in all cases.

$$V_{01} = V_{ref} \times \frac{R5 + R6}{R6} = 0.3 \text{ V} \times \frac{600 \text{ k}\Omega + 200 \text{ k}\Omega}{200 \text{ k}\Omega} = 1.2 \text{ V}$$



[3] Power On Reset (POR)

R3 and R4 are the pull-up resistors for POR (Pin 4). A $1M\Omega$ resistor is required to placed at either R3 or R4. When R3 has a $1M\Omega$ resistor and R4 is open; the POR will be connected VIN. When R4 has a $1M\Omega$ resistor and R3 is open; the POR pin will be connected to VO1.

By default, only R3 require a $1M\Omega$ resistor while R4 is open.

[4] Power dissipation and heat considerations

The DCDC is so efficient that no consideration is required in most cases. The LDO, on the other hand, would be the dominant heat generator due to its inherent efficiency loss. Thus, if the IC is used at a high power supply voltage, heavy load, and low LDO output voltage, or high temperature, it requires further consideration.

The internal loss (P) is roughly obtained from the following formula :

 $P_{C} = P_{C1} + P_{C2} = I_{O1^{2}} \times (RDC + D \times R_{ONP} + (1 - D) \times R_{ONN}) + I_{O2} \times V_{drop}$

Pc1	: DCDC continuity loss
Pc2	: LDO continuity loss
RDC	: External inductor series resistance (< 100 m Ω recommended)
D	: Switching ON-duty cycle (= Vout / VIN)
Ronp	: Internal P-ch SW FET ON resistance
Ronn	: Internal N-ch SW FET ON resistance
I 01	: DCDC Load current
02	: LDO Load current
Vdrop	: LDO Dropout voltage

The loss expressed by the above formula is continuity loss. The internal loss includes the switching loss and the control circuit loss as well but they are so small compared to the continuity loss they can be ignored.

For Pc1, consider the scenario with high temperature and heavy load (VIN = 3.7 V, VO1 = 1.2 V, IO1 = 0.6 A, Ta = +70 °C). Here, RONP \Rightarrow 0.4 Ω and RONN \Rightarrow 0.3 Ω according to the graph "MOS FET ON resistance vs. Operating ambient temperature". Pc1 = 156 mW.

For P_{C2}, consider the scenario with low output voltage, high temperature and heavy load (VIN = 3.7 V, $V_{02} = 1.2 \text{ V}$, $I_{02} = 0.3 \text{ A}$, $T_a = +70 \text{ °C}$). Here, $P_{C2} = 0.75 \text{ W}$. Note that $P_{C2} >> P_{C1}$.

According to the graph "Power dissipation vs. Operating ambient temperature", the maximum permissible power dissipation at an operating ambient temperature Ta of +70 °C is 1.4 W. The internal loss is lower than the maximum permissible power dissipation.

[5] Board layout, design example

Some basic design guidelines should be used when physically placing the MB39C022 on a Printed Circuit Board (PCB).

- MB39C022 has two ground pins, identified as AGND (analog ground) and PGND (power ground). By separating grounds, it is possible to minimize the switching frequency noise on the LDO output.
- Arrange the input capacitor C1 and C4 as close as possible between VIN1 & PGND pins and VIN2 & AGND pins. Make a through hole near the pins of this capacitor if the board has planes for power and GND.
- Large AC currents flow between this IC and the input capacitor (C1), output capacitor (C2), and external inductor (L1). Group these components as close as possible to this IC to reduce the overall loop area occupied by this group. Also try to mount these components on the same surface and arrange wiring without through hole wiring. Use thick, short, and straight routes to wire the net (The layout by planes is recommended.).
- The C1 and C2 capacitor returns are connected closely together at the PGND plane.
- The LDO input capacitor (C4) and LDO output capacitor (C5) are returned to the AGND plane.
- The analog ground plane and power ground plane are connected at one point.
- All other signals (EN1, EN2, FB) should be referenced to AGND and have the AGND plane underneath them.
- The feedback wiring to the V₀₁ and the V₀₁ pin should be wired closest to the output capacitor (C2). The resistive divider and FB pin is extremely sensitive and should thus be kept wired away from the LX pin of this IC as far as possible.
- Try to make a GND plane on the surface to which this IC will be mounted. For efficient heat dissipation when using the SON-10 package, FUJITSU MICROELECTRONICS recommends providing a thermal via in the footprint of the thermal pad.



Layout Example of IC SW components

■ APPLICATION CIRCUITS EXAMPLES

EXAMPLE 1 (VIN1 = VIN2)

VIN1 and VIN2 are connected together and POR is pulled up to VIN



EXAMPLE 2 (VIN2 = VO1)

- VIN2 is connected to VO1 and POR is pulled up to VIN
- It is possible to maximize LDO efficiency by connecting DCDC Output to LDO supply.
- Maximum DC/DC output current (= IO1) is limited by VIN2 input current (= IO2)



EXAMPLE 3 (POR and RC delay channel control)

- EN1 is controlled by RC delay and EN2 is controlled by POR output.
- It is possible to control each channel without signal from MCU



■ REFERENCE DATA

(1) Efficiency



(2) DC/DC Load Regulation



MB39C022

(3) DC/DC Line Regulation



(4) Switching Waveform



(5) LDO Load Regulation



(6) LDO Line Regulation



(7) Power Supply Rejection Ratio



(8) Load Transients



PACKAGE DIMENSION





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

USAGE PRECAUTIONS

1. Never use setting exceeding maximum rated conditions.

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Use the devices within recommended conditions

It is recommended that devices be operated within recommended conditions. Exceeding the recommended operating condition may adversely affect devices reliability. Nominal electrical characteristics are warranted within the range of recommended operating conditions otherwise specified on each parameter in the section of electrical characteristics.

3. Design the ground line on printed circuit boards with consideration of common impedance.

4. Take appropriate measures against static electricity.

The LX pin has less built-in ESD protection than other pins. LX pin : 150 V (MM), 1500 V (HBM), Other pins : 200 V (MM), 2000 V (HBM) Containers for semiconductor materials should have anti-static protection or be made of conductive material. After mounting, printed circuit boards should be stored and shipped in conductive bags or containers. Work platforms, tools, and instruments should be properly grounded. Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω between body and ground.

5. Do not apply negative voltages

The use of negative voltages below -0.3 V may activate parasitic transistors on the device, which can cause abnormal operation.

ORDERING INFORMATION

Part number	Package	Remarks
MB39C022GPN	10-pin plastic SON	
MB39C022JPN	10-pin plastic SON	
MB39C022LPN	10-pin plastic SON	
MB39C022NPN	10-pin plastic SON	

■ RoHS COMPLIANCE INFORMATION OF LEAD(Pb) FREE VERSION

The LSI products of FUJITSU MICROELECTRONICS with "E1" are compliant with RoHS Directive, and has observed the standard of lead, cadmium, mercury, chromium, polybrominated biphenyls (PBB), and polybrominated diphenylethers (PBDE).

A product whose part number has trailing characters "E1" is RoHS compliant.

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.