# USB 2.0-Capable Ultra-Low THD DPDT Switch

The NL3S588 is a single supply, bidirectional, double-pole/double-throw (DPDT) switch suitable for both hi-fidelity audio and high-speed data applications.

The NL3S588 features ultra-low distortion, high OFF-Isolation analog switches that can pass analog signals that are positive and negative with respect to ground. It is targeted at consumer and professional DC-coupled GND-referenced audio switching applications such as computer sound cards and home theater products.

The NL3S588 may also be used in high-speed differential data routing applications. Both channels are USB 2.0-compliant.

#### **Features**

- DPDT Switch
- 3.3 V Single Supply Operation
- Available in 1.4 mm x 1.8 mm UQFN10
- This Device is Pb–Free, Halogen Free/BFR Free and RoHS Compliant

#### **Audio Capabilities**

- 2 V<sub>RMS</sub> Signal Switching
- -116 dB THD+N into  $20 \text{ k}\Omega$  Load at  $2 \text{ V}_{RMS}$
- $\bullet~$  –112 dB THD+N into 32  $\Omega$  Load at 0.707  $V_{RMS}$
- Signal to Noise Ratio: > 125 dBV
- ±0.004 dB Insertion Loss at 1 kHz, 20 kΩ Load
- ±0.0008 dB Gain Variation 20 Hz to 20 kHz
- 112 dB Signal Muting into 20  $k\Omega$  Load
- 131 dB PSRR 20 Hz to 20 kHz

#### **High-Speed Data Capabilities**

• Input Signal Range: 0 V to V<sub>DD</sub>

• C<sub>ON</sub>: 8.9 pF (Typ)

• Data Rate: USB 2.0-Compliant – up to 480 Mbps

• Bandwidth: 580 MHz

## **Applications**

- Hi-Fi Audio Switching
- USB 2.0 High-Speed Data Switching
- USB 3.x Type C Switching



### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAM



UQFN10 MU SUFFIX CASE 488AT




AX = Device Code

M = Date Code

Pb-Free Device

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
NL3S588MUTBG	UQFN10 (Pb-Free)	3000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Block Diagram

#### **FUNCTION TABLE**

INP	UTS					
EN	SEL	Operating Mode				
0	0	Dp0 connected to D+ / Dn0 connected to D-				
0	1	Dp1 connected to D+ / Dn1 connected to D-				
1	X	Shutdown (I/Os Disconnected)				

NOTE:  $\overline{EN}$  Logic "0"  $\leq$  0.5 V, Logic "1"  $\geq$  1.4 V or float. SEL Logic "0"  $\leq$  0.5V, Logic "1"  $\geq$  1.4 V. X = Don't Care

## **PIN DESCRIPTIONS**

PIN NAME	PIN	DESCRIPTION
SEL	1	Channel Select
GND	2	Ground
Dn1	3	Normally-Open I/O
Dp1	5	
Dn0	4	Normally-Closed I/O
Dp0	6	
$V_{DD}$	7	System power supply pin (+3 V to +3.6 V)
ĒN	8	Signal mute control pin
D+	9	Common I/O
D-	10	

#### **MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
$V_{DD}$	Positive 3 V DC Supply Voltage	-0.5 to +4.1	V
V <sub>IS</sub>	Analog Input/Output Voltage (D+, D-, Dpx, Dnx)	-3.1 to V <sub>DD</sub> + 0.5	V
$V_{IN}$	Digital Input Voltage (EN, SEL)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>IO</sub>	Switch Continuous Current (D+, D-, Dpx, Dnx)	±300	mA
I <sub>IO_PK</sub>	Switch Peak Current (D+, D-, Dpx, Dnx) (Pulsed 1 ms, 10% Duty Cycle, Max).	±500	mA
$P_{D}$	Power Dissipation in Still Air	800	mW
T <sub>s</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 seconds	260	°C
TJ	Junction Bias Under Bias	150	°C
$\theta_{JA}$	Thermal Resistance	80	°C/W
T <sub>s</sub>	Storage Temperature	-65 to +150	°C
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%	UL94-V0 (0.125 in)	°C
ESD	ESD Protection Human Body Model Machine Model	3000 200	V
ΙL	Latch-up Current, Above V <sub>CC</sub> and below GND at 125°C (Note 1)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	Positive DC Supply Voltage	3.0	3.6	V
V <sub>S</sub>	Switch Input / Output Voltage (D+, D-, Dpx, Dnx)	-2.9	$V_{DD}$	V
$V_{IN}$	Digital Select Input Voltage (EN, SEL)	GND	$V_{DD}$	V
T <sub>A</sub>	Operating Temperature Range	-40	+85	°C

**DC ELECTRICAL CHARACTERISTICS** (Voltages referenced to GND):  $V_{DD} = +3.0 \text{ V}$  to +3.6 V, GND = 0 V,  $V_{S} = 2 \text{ V}_{RMS}$ ,  $R_{LOAD} = 20 \text{ k}\Omega$ , f = 1 kHz,  $V_{SELH} = V_{ENH} = 1.4 \text{ V}$ ,  $V_{SELL} = V_{ENL} = 0.5 \text{ V}$ , (Note 2), Unless otherwise specified.

Parameter	Test Conditions	Supply (V)	Temp (°C)	<b>Min</b> (Notes 3, 4)	Тур	Max (Notes 3, 4)	Units	
ANALOG SWITCH CHARACTERISTICS								
Analog Signal Range, V <sub>ANALOG</sub>		3.3	Full	-	2	-	V <sub>RMS</sub>	
ON-Resistance, r <sub>ON</sub>	$I_{D+}$ or $I_{D-} = 80$ mA, $V_{Dpx}$ or $V_{Dnx} = -2.828$ V to +2.828 V (See Figure 5)	3.3	25	_	2.1	-	Ω	
			Full	_	2.5	-		
r <sub>ON</sub> Matching Between Channels, Δr <sub>ON</sub>	$I_{D+}$ or $I_{D-}$ = 80mA, $V_{Dpx}$ or $V_{Dnx}$ = Voltage at max $I_{ON}$ over -2.828 V	3.3	25	-	0.046	-	Ω	
Charmers, Aron	to +2.828 V (Note 7)		Full	-	0.23	-		
r <sub>ON</sub> Flatness, r <sub>FLAT(ON)</sub>	atness, $r_{FLAT(ON)}$ $I_{D+}$ or $I_{D-} = 80$ mA, $V_{Dpx}$ or $V_{Dnx} = -2.828$ V, 0V, +2.828 V (Note 5)	3.3	25	-	0.047	0.05	Ω	
			Full	_	0.092	-		

- 2.  $V_{IN}$  = input voltage to perform proper function.
- 3. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 5. Flatness is defined as the difference between maximum and minimum value of ON-resistance at the specified analog signal voltage points.
- 6. Limits established by characterization and are not production tested.
- r<sub>ON</sub> matching between channels is calculated by subtracting the channel with the highest max r<sub>ON</sub> value from the channel with lowest max r<sub>ON</sub> value.
- 8. Crosstalk is inversely proportional to source impedance.

<sup>1.</sup> Tested to EIA/JESD78.

**DC ELECTRICAL CHARACTERISTICS** (Voltages referenced to GND):  $V_{DD} = +3.0 \text{ V}$  to +3.6 V, GND = 0 V,  $V_{S} = 2 \text{ V}_{RMS}$ ,  $R_{LOAD} = 20 \text{ k}\Omega$ , f = 1 kHz,  $V_{SELH} = V_{ENH} = 1.4 \text{ V}$ ,  $V_{SELL} = V_{ENL} = 0.5 \text{ V}$ , (Note 2), Unless otherwise specified.

Parameter	Test Conditions	Supply (V)	Temp (°C)	Min (Notes 3, 4)	Тур	Max (Notes 3, 4)	Units
ANALOG SWITCH CHARAC	TERISTICS		•	•			
D+, D-, Dpx, Dnx Pull- down Resistance	$V_{Dpx}$ or $V_{Dnx} = -2.83$ V, 2.83 V, $V_{D+}$ or $V_{D-} = -2.83$ V, 2.83 V, $V_{EN} = 3.6$ V, measure current, calculate resistance.	3.6	25 Full	225	300 345	375	kΩ
DYNAMIC CHARACTERIST				1			
THD+N	$V_S = 2 V_{RMS}$ , f = 1 kHz, A-weighted filter, R <sub>LOAD</sub> = 20 k $\Omega$	3.3	25	-	< -116	-	dB
	$V_S = 1.9 V_{RMS}$ , $f = 1 kHz$ , A-weighted filter, $R_{LOAD} = 20 k\Omega$		25	-	< -116	-	
	$V_S = 1.8 V_{RMS}$ , $f = 1 kHz$ , A-weighted filter, $R_{LOAD} = 20 k\Omega$		25	-	< -116	-	
	$V_S = 0.707 V_{RMS}$ , $f = 1 \text{ kHz}$ , A-weighted filter, $R_{LOAD} = 32 \Omega$		25	-	< -112	-	
SNR	$f$ = 20 Hz to 20 kHz, A–weighted filter, inputs grounded, $R_{LOAD}$ = 20 kΩ or 32 Ω	3.3	25	_	> 125	-	dBV
Insertion Loss, G <sub>ON</sub>	$f = 1 \text{ kHz}, R_{LOAD} = 20 \text{ k}\Omega$	3.3	25	-	±0.004	-	dB
Gain vs Frequency, G <sub>f</sub>	$f$ = 20 Hz to 20 kHz, $R_{LOAD}$ = 20 kΩ, reference to $G_{ON}$ at 1 kHz	3.3	25	-	±0.0008	-	dB
Stereo Channel Imbalance Dp0 and Dn0, Dp1 and Dn1	$f = 20 \text{ Hz to } 20 \text{ kHz}, R_{LOAD} = 20 \text{ k}\Omega$	3.3	25	-	±0.0001	-	dB
OFF-Isolation (Disabling)	f = 20 Hz to 22 kHz, D+ = D- = 2 V <sub>RMS</sub> , R <sub>LOAD</sub> = 20 kΩ, = 3.3 V, SEL = "X"	3.3	25	_	112	-	dB
	$f$ = 20 Hz to 22 kHz, $V_{D+}$ or $V_{D-}$ = 0.7 $V_{RMS}$ , $R_{LOAD}$ = 32 $\Omega$		25	-	129	-	
Crosstalk (Channel-to- Channel)	$R_L$ = 20 kΩ, f = 20 Hz to 20 kHz, $V_S$ = 2 $V_{RMS}$ , signal source impedance = 20 Ω, (Note 8)	3.3	25	_	102	-	dB
	$R_L$ = 32 $\Omega$ , f = 20 Hz to 20 kHz, $V_S$ = 0.7 $V_{RMS}$ , signal source impedance = 20 $\Omega$ , (Note 8)		25	-	129	-	
PSRR	$f = 1 \text{ kHz}, V_S = 100 \text{ mV}_{RMS}, \text{ inputs}$ grounded	3.3	25	-	131	-	dB
	$f = 20 \text{ kHz}, V_S = 100 \text{ mV}_{RMS}, inputs grounded}$		25	_	133	-	
Bandwidth, -3 dB	$R_{LOAD} = 50 \Omega$	3.3	25	_	580	-	MHz
ON to Disable Time, T <sub>TRANS</sub> OM		3.3	25	-	250	-	ns
Disable to ON Time, T <sub>TRANS</sub> –MO	V <sub>IS</sub> = 1.5 V	3.3	25	-	1680	-	μS
Turn-ON Time, t <sub>ON</sub>	$V_{Dpx}$ or $V_{Dnx}$ = 1.5 V, $V_{EN}$ = 0 V, $R_L$ = 32 $\Omega$ (See Figure 2)	3.3	25	-	14	-	μS
Turn-OFF Time, t <sub>OFF</sub>	$V_{Dpx}$ or $V_{Dnx}$ = 1.5 V, $V_{EN}$ = 0 V, $R_L$ = 32 $\Omega$ (See Figure 2)	3.3	25	-	95	-	ns

- 2. V<sub>IN</sub> = input voltage to perform proper function.
   3. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 4. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 5. Flatness is defined as the difference between maximum and minimum value of ON-resistance at the specified analog signal voltage points.
- 6. Limits established by characterization and are not production tested.
- 7. ron matching between channels is calculated by subtracting the channel with the highest max ron value from the channel with lowest max r<sub>ON</sub> value.

  8. Crosstalk is inversely proportional to source impedance.

**DC ELECTRICAL CHARACTERISTICS** (Voltages referenced to GND):  $V_{DD} = +3.0 \text{ V}$  to +3.6 V, GND = 0 V,  $V_{S} = 2 \text{ V}_{RMS}$ ,  $R_{LOAD} = 20 \text{ k}\Omega$ , f = 1 kHz,  $V_{SELH} = V_{ENH} = 1.4 \text{ V}$ ,  $V_{SELL} = V_{ENL} = 0.5 \text{ V}$ , (Note 2), Unless otherwise specified.

Parameter	Test Conditions	Supply (V)	Temp (°C)	Min (Notes 3, 4)	Тур	<b>Max</b> (Notes 3, 4)	Units
DYNAMIC CHARACTERIST	ics						
Break-Before-Make Time Delay, t <sub>D</sub>	$V_{Dpx}$ or $V_{Dnx}$ = 1.5V, $V_{EN}$ = 0V, $R_L$ = 32 $\Omega$ (See Figure 3)	3.6	25	-	10	_	μS
OFF-Isolation	$R_L = 50 \Omega$ , $f = 1 MHz$ , $V_{D+}$ or $V_{D-} = 1 V_{RMS}$ (See Figure 4)	3.3	25	-	70	_	dB
Crosstalk (Channel-to-Channel)	$R_L = 50 \Omega$ , $f = 1 MHz$ , $V_{D+}$ or $V_{D-} = 1 V_{RMS}$ (See Figure 4)	3.3	25	-	89	_	dB
Lx, Rx OFF Capacitance, C <sub>OFF</sub>	$f = 1 \text{ MHz}, V_{Dpx} \text{ or } V_{Dnx} = V_{D+}$ or $V_{D-} = 0 \text{ V (See Figure 7)}$	3.3	25	-	2.7	_	pF
L, R ON Capacitance, C <sub>COM(ON)</sub>	$f = 1 \text{ MHz}, V_{Dpx} \text{ or } V_{Dnx} = V_{COM} = 0 \text{ V (See Figure 7)}$	3.3	25	-	8.9	_	pF
Differential Insertion	f = 10 MHz	3.3	25	-	-0.22	-	dB
Loss, D <sub>IL</sub>	f = 800 MHz	3.3	25	-	-3.3	-	
Differential OFF-	f = 10 MHz	3.3	25	-	-44	-	dB
Isolation, D <sub>ISO</sub>	f = 800 MHz	3.3	25	-	-16	-	
Differential	f = 10 MHz	3.3	25	-	-44	-	dB
Crosstalk, D <sub>CTK</sub>	f = 800 MHz	3.3	25	-	-16	_	
POWER SUPPLY CHARACT	TERISTICS						
Power Supply Range, V <sub>DD</sub>		3.3	Full	3	_	3.6	V
Positive Supply	$V_{EN} = 0 \text{ V}, V_{SEL} = 0 \text{ V or } V_{DD}$	3.6	25	-	54	65	μΑ
Current, I+			Full	-	59	-	
	$V_{EN} = V_{DD}$ , $V_{SEL} = 0$ V or $V_{DD}$	3.6	25	-	14	40	μΑ
			Full	-	15	-	
	V <sub>EN</sub> = 0 V, V <sub>SEL</sub> = 1.8 V	3.6	25	-	55	65	μΑ
			Full	_	58	_	


- 2.  $V_{IN}$  = input voltage to perform proper function.
- 3. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 4. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 5. Flatness is defined as the difference between maximum and minimum value of ON-resistance at the specified analog signal voltage points.
- 6. Limits established by characterization and are not production tested.
- 7. r<sub>ON</sub> matching between channels is calculated by subtracting the channel with the highest max r<sub>ON</sub> value from the channel with lowest max r<sub>ON</sub> value.
- 8. Crosstalk is inversely proportional to source impedance.

**DC ELECTRICAL CHARACTERISTICS – Digital Section** (Voltages referenced to GND):  $V_{DD} = +3.0 \text{ V}$  to +3.6 V, GND = 0 V,  $V_{S} = 2 \text{ V}_{RMS}$ ,  $R_{LOAD} = 20 \text{ k}\Omega$ , f = 1 kHz,  $V_{SFLH} = V_{FNH} = 1.4 \text{ V}$ ,  $V_{SFLH} = V_{FNH} = 0.5 \text{ V}$ , (Note 9), Unless otherwise specified.

- TRINGS TLOAD - STATE TO THE SECOND TENNER TO THE SECOND TENNER SECOND TO THE SECOND TENNER SECOND									
D	To al Oom distance	Supply	Temp	Min	<b>T</b>	Max	1114		
Parameter	Test Conditions	(V)	(°C)	(Notes 10, 11)	Тур	(Notes 10, 11)	Units		
DIGITAL INPUT CHARACTERISTICS									
Input Voltage Low, V <sub>SELL</sub> , V <sub>ENL</sub>		3.3	Full	-	I	0.5	٧		
Input Voltage High, V <sub>SELH</sub> , V <sub>ENH</sub>		3.3	Full	1.4	ı	-	٧		
Input Current, I <sub>SELH</sub> , I <sub>SELL</sub>	$V_{EN} = 0 \text{ V}, V_{SEL} = 0 \text{ V or } V_{DD}$	3.6	Full	-0.5	0.01	0.5	μΑ		
Input Current, I <sub>ENL</sub>	$V_{SEL} = V_{DD}$ , $V_{EN} = 0 V$	3.6	Full	-1.3	-0.7	0.3	μΑ		
Input Current, I <sub>ENH</sub>	$V_{SEL} = 0 V, V_{EN} = V_{DD}$	3.6	Full	-0.5	0.01	0.5	μΑ		

- 9.  $V_{IN}$  = input voltage to perform proper function.
- 10. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 11. Parameters with MIN and/or MAX limits are 100% tested at +25 \( \mathbb{L} \mathbb{C} \), unless otherwise specified. Temperature limits established by characterization and are not production tested.

#### **TEST CIRCUITS AND WAVEFORMS**



Logic input waveform is inverted for switches that have the opposite logic

SWITCH DPX or Dnx

VOUT
INPUT

LOGIC
INPUT

Repeat test for all switches. C<sub>L</sub> includes fixture and stray

capacitance.

 $V_{OUT} = V_{(Dpx \text{ or Dnx})} \frac{R_L}{R_L + rON}$ 

Test Circuit

Measurement Points

Figure 2. Switching Times






Figure 3. Break-Before-Make Time



Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.


Figure 4. Off-Isolation Test Circuit



Repeat test for all switches.

Figure 5. r<sub>ON</sub> Test Circuit

#### **TEST CIRCUITS AND WAVEFORMS**



Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

IMPEDANCE ANALYZER

D+, D
GND MUTE

Repeat test for all switches.

Figure 6. Crosstalk Test Circuit

Figure 7. Capacitance Test Circuit

#### **TYPICAL PERFORMANCE CURVES:**

 $T_A = +25$ °C, Unless Otherwise Specified




Figure 8. On-Resistance vs. Switch Voltage




Figure 10. Off–Isolation, 0.707  $V_{RMS}$  Signal, 32  $k\Omega$  Load




Figure 9. Off–Isolation, 2  $V_{RMS}$  Signal, 20  $k\Omega$  Load




Figure 11. Channel-to-Channel Crosstalk

#### **TYPICAL PERFORMANCE CURVES:**

T<sub>A</sub> = +25°C, Unless Otherwise Specified




Figure 12. Channel-to-Channel Crosstalk




Figure 14. Gain vs. Frequency




Figure 16. THD+N vs. Signal Levels vs. Frequency




Figure 13. Insertion Loss vs. Frequency




Figure 15. Stereo Imbalance vs. Frequency




Figure 17. THD+N vs. Signal Levels vs. Frequency

#### **TYPICAL PERFORMANCE CURVES:**

T<sub>A</sub> = +25°C, Unless Otherwise Specified




Figure 18. THD+N vs. Signal Levels vs. Frequency




Figure 19. THD+N vs. Signal Levels vs. Frequency




Figure 20. PSRR vs. Frequency




Figure 21. Frequency Response




Figure 22. Crosstalk and Off-Isolation




Figure 23. Differential Crosstalk

## **TYPICAL PERFORMANCE CURVES:**

 $T_A = +25$ °C, Unless Otherwise Specified




Figure 24. Differential Off-Isolation

Figure 25. Differential Crosstalk





Figure 26. USB 2.0 High-Speed Eye Diagram

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify a

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Phone: 81–3–5817–1050