

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d

or





FAN6224 Synchronous Rectification Controller for Flyback and Forward Freewheeling Rectification

Description

FAN6224

noise immunity.

forward freewheeling rectification.

be

can

FAN6224 is a secondary-side Synchronous Rectification (SR) controller to drive SR MOSFET for improved

efficiency. The IC is suitable for flyback converters and

Discontinuous Conduction Mode (CCM and DCM) and

Quasi-Resonant (QR) flyback converters based on a

proprietary linear-predict timing-control technique. The benefits of this technique include a simple control

method without current-sense circuitry to accomplish

With PWM frequency tracking and secondary-side

winding voltage detection, FAN6224 can operate in both

FAN6224 detects output load condition and determines adjustable loading levels for Green Mode. In Green

Mode, the SR controller stops all SR switching operation

to reduce the operating current. Power consumption is maintained at a minimum level in light-load condition.

fixed- and variable-frequency systems up to 140kHz.

applied in Continuous

Features

- mWSaver[™] Technology:
 - Internal Green Mode to Stop SR Switching for Lower No-Load Power Consumption
 - 300 μA Ultra-Low Green Mode Operating Current
- Synchronous Rectification Controller
- Suited for High-Side and Low-Side of Flyback Converters in QR, DCM, and CCM Operation
- Suited for Forward Freewheeling Rectification
- PWM Frequency Tracking with Secondary-Side Winding Voltage Detection
- 140 kHz Maximum Operation Frequency
- V_{DD} Pin Over-Voltage Protection (OVP)
- LPC Pin Open/Short Protection
- RES Pin Open/Short Protection
- RP Pin Open/Short Protection
- Internal Over-Temperature Protection (OTP)
- SOP-8 Package Available

Applications

- AC-DC NB Adapters
- Open-Frame SMPS

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN6224M	-40°C to +105°C	8-Lead, Small Outline Package (SOP-8)	Tape & Reel







Pin Definitions

Pin #	Name	Description
1	RP	Programmable . A resistor paralleled with a capacitor is connected to RP pin and reference ground externally. The timing to enter / exit Green Mode is programmable by the resistor, while the range of operating frequency is programmable by the capacitor.
2, 6	AGND	Signal Ground.
3	GATE	Driver Output. The totem-pole output driver for driving the power MOSFET.
4	GND	Ground. MOSFET source connection.
5	VDD	Power Supply . The threshold voltages for startup and turn-off are 10.5 V and 10.1 V, respectively.
7	RES	Reset Control of Linear Predict . RES pin is used to detect output voltage level through a voltage divider. An internal current source, I _{DISCHR} , is modulated by this voltage level on the RES pin.
8	LPC	Winding Detection . This pin is used to detect the voltage on the winding during the on-time period of the primary GATE.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V _{DD}	DC Supply Voltage			30	V
V _{LPC}	Voltage on LPC Pin (T _A =25°C)			7.0	V
V _{RES}	Voltage on RES Pin (Continuously in -0.5 V	′) (T _A =25°C)	-1.5	7.0	V
V _{RP}	Voltage on RP Pin (T _A =25°C)		-0.3	7.0	V
PD	Power Dissipation (T _A =25°C)		0.8	W	
Θ _{JA}	Thermal Resistance (Junction-to-Air)			151	°C/W
Θ _{JC}	Thermal Resistance (Junction-to-Case)			58	°C/W
T _{STG}	Storage Temperature Range		-55	150	°C
TL	Lead Temperature (Soldering) 10s			260	°C
ESD	Electrostatic Discharge Human Body M	lodel, JESD22-A114		5500	V
ESD	Capability Charged Devic	e Model, JESD22-C101		2000	v

Notes:

- 1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- 2. All voltage values, except differential voltages, are given with respect to GND pin.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Condition	Min.	Max.	Unit
V _{LPC}	Voltage on LPC Pin	Continuous Operation		4.8	V
V _{RES}	Voltage on RES Pin		1	4.8	V
V _{RP}	Voltage on RP Pin		0.5	2.5	V

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{OP}	Continuously Operating Voltage		V _{DD-OFF}		V _{DD-OVP}	V
V _{DD-ON}	Turn-On Threshold Voltage		9.5	10.5	11.5	V
V _{DD-OFF}	Turn-Off Threshold Voltage		9.1	10.1	11.1	V
V _{DD-HYST}	Hysteresis Voltage for Turn-On / Turn-Off Threshold		0.1		0.7	V
I _{DD-OP}	Operating Current	V_{DD} =15 V, LPC=65 kHz, C _L =6000 pF		7	8	mA
I _{DD-GREEN}	Operating Current in Green Mode	V _{DD} =15 V		300	400	μA
V _{DD-OVP}	V _{DD} Over-Voltage Protection		26.0	27.5	29.0	V
V _{DD-OVP-HYST}	Hysteresis Voltage for V _{DD} OVP		1.1	1.5	1.9	V
t _{VDD-OVP}	V _{DD} OVP Debounce Time ⁽³⁾			100		μs
Output Drive	r for internal SR Mosfet Section					
Vz	Output Voltage Maximum (Clamp)		10	12	14	V
V _{OL}	Output Voltage LOW	V _{DD} =12 V, I _O =50 mA			0.5	V
V _{OH}	Output Voltage HIGH	V_{DD} =12 V, I _O =50 mA	9			V
t _R	Rising Time	V_{DD} =12 V, C _L =6 nF, GATE=2 V~9 V	30	70	120	ns
t _F	Falling Time	V _{DD} =12 V, C _L =6 nF, GATE=9 V~2 V	20	50	100	ns
t _{PD_HIGH_LPC}	Propagation Delay to GATE HIGH (LPC Trigger)	t _R :0%~10%, V _{DD} =12 V		150	250	ns
tpd_low_lpc	Propagation Delay to GATE LOW (LPC Trigger ⁽³⁾	t⊧:100%~90%,V _{DD} =12 V		150		ns
	Limitation between LPC Rising Edge to Gate Falling Edge	f₅=65 kHz	24.0	29.5	35.0	
t _{MAX-PERIOD}		f₅=140 kHz	12.5	15.5	18.5	μs
PC Section			11			
t _{BNK}	Blanking Time for Charging $C_T^{(3)}$			150		ns
	LPC Sampling Timing of Previous	f _s =65 kHz, R _{RP} =75 kΩ~200 kΩ, C _{RP} =100 nF	0.9	1.1	1.3	μs
t _{LPC-SMP}	Cycle	f _s =140 kHz, R _{RP} =75 kΩ~200 kΩ, C _{RP} =1 nF	0.5	0.6	0.7	μs
VLPC-SOURCE	Lower Clamp Voltage	Source I _{LPC} =10 µA	0	0.1	0.2	V
V _{LPC-HIGH-EN}	Threshold Voltage for LPC to Enable SR	V _{LPC-HIGH} >V _{LPC-HIGH-EN} , SR Enable	1.38	1.45	1.54	v
Ven-clamp	SR Enable Threshold Clamp Voltage ⁽³⁾	V _{LPC-EN} =2.5 V at V _{LPC-HIGH} >3 V		2.5	1	V
VLPC-TH-HIGH	Threshold Voltage on LPC Rising Edge ⁽³⁾			1.22		V
Vlpc-clamp-h	V _{LPC} High Clamping Voltage	V _{LPC} >V _{LPC-CLAMP-H}	5.7	6.2	6.7	V
V _{LPC-DIS}	Threshold Voltage of V _{LPC} to Disable SR Gate Switching	V _{LPC} >V _{LPC} -DIS	4.8		5.5	V
t _{LPC-EN-RES}	No LPC Signal, Reset V _{LPC-EN} ⁽³⁾			95		μS

Electrical Characteristics (Continued)

 $V_{\text{DD}}\text{=}15$ V and $T_{\text{A}}\text{=}25^{\circ}\text{C},$ unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
RES Section						
t _{RES-SMP}	V _{RES} Sampling Time ⁽³⁾	t _{SR_gate} =5 μs		2.5		μs
V _{RES-EN}	Threshold Voltage of V _{RES} to Enable SR Gate Switching	V _{RES} >V _{RES-EN}	1.3	1.6	2.0	V
VRES-CLAMP-H	V _{RES} High Clamping Voltage	VRES>VRES-CLAMP-H	5.7	6.2	6.7	V
KRES-DROP	V _{RES} Drop Protection Ratio ⁽³⁾	VRES[n+1] <vres[n] kres-drop<="" td="" x=""><td></td><td>85</td><td></td><td>%</td></vres[n]>		85		%
VRES-SOURCE	V _{RES} Low Clamping Voltage	I _{RES} =10 μA, V _{DD} =15 V	0	0.2	0.4	V
Linear Prec	liction Section					
RatioLPC	Transfer Ratio of V _{LPC} to I _{LPC} ⁽³⁾			1		μA/V
RatioRES	Transfer Ratio of V _{RES} to I _{RES} ⁽³⁾			0.256		µA/V
Ratio _{LPC-RES}	Ratio _{LPC} /Ratio _{RES}	V _{RES} =3 V,V _{LPC} =3 V C _{RP} =100 nF	3.65	3.90	4.15	
	Debounce Time for V _{LPC} >V _{LPC} -	f_s =65 kHz, R _{RP} =75 kΩ~200 kΩ, C _{RP} =100 nF	0.9	1.1	1.3	
t _{LPC-EN}	EN=0.875 x V _{LPC-HIGH}	f_s =140 kHz, R _{RP} =75 k Ω ~200 k Ω , C _{RP} =1 nF	0.5	0.6	0.7	μs
Ratio _{SR-LMT}	Maximum Ratio of SR Gate On Time ⁽³⁾	Ratio _{SR-LMT} < t _{ON-SR} [n+1]/ t _{ON-SR} [n]		120		%
t _{LPC-EXP-LMT}	LPC Pulse Width Expansion Limit	t _{LPC-EXP-LMT} < t _{LPC} [n+1]- t _{LPC} [n]	0.5	0.7	0.9	μs
t _{LPC-SRK-LMT}	LPC Pulse Width Shrink Limit	$t_{LPC-SRK-LMT} < t_{LPC}[n] - t_{LPC}[n+1]$	0.6	0.8	1.0	μs
Green Mode	Section					
	SR Gate On Time to Exit Green	R _{RP} =200 kΩ, C _{RP} =100 nF	5.5	5.9	6.3	
tgreen-off	Mode	R _{RP} =75 kΩ,C _{RP} =1 nF	3.0	3.3	3.6	μs
	SR Gate On time to Enter Green	R _{RP} =200 kΩ, C _{RP} =100 nF	4.0	4.4	4.8	
tgreen-on	Mode	R _{RP} =75 kΩ,C _{RP} =1 nF	1.6	1.9	2.2	μs
t _{GREEN-} HYST(65kHz)	Hysteresis Voltage for t _{GREEN-} On/t _{GREEN-Off} Threshold ⁽³⁾	R _{RP} =200 kΩ, C _{RP} =100 nF		1.5		μs
t _{GREEN} . HYST(140kHz)	Hysteresis Voltage for t _{GREEN-} On/t _{GREEN-Off} Threshold ⁽³⁾	R _{RP} =75 kΩ,C _{RP} =1 nF		1.4		μs
N _{GREEN-OFF}	Number of Switching Cycles to Exit Green Mode ⁽³⁾	SR Gate On Time > t _{GREEN-OFF}		15	/	times
NGREEN-ON	Number of Switching Cycles to Enter Green Mode ⁽³⁾	SR Gate On Time < t _{GREEN-ON}		3		times
V _{RP-OPEN}	Threshold Voltage for RP Pin Pull High Protection		3.0	3.5	4.0	v
V _{RP-SHORT}	Threshold Voltage for RP Pin Pull Low Protection		0.30	0.35	0.40	V
tgreen-enter	No Gate Signal to Enter Green Mode ⁽³⁾			75		μS

Continued on the following page...

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Operation Fr	equency Setting Section	I				<u> </u>
V _{CRP-TH}	Threshold Voltage for High / Low Frequency Determination ⁽³⁾	Set V _{RP} > V _{CRP-th} for Higher Operating Frequency		0.35		V
t _{CRP-TH}	Debounce Time for High / Low Frequency Determination ⁽³⁾			170		μs
I _{RP-SOURCE}	RP Pin Source Current		8.5	9.5	10.5	μA
Casual Func	tion Section					
	SR Turn-Off Dead Time by Causal Function	f _S =65 kHz, (R _{RP} =75 kΩ~200 kΩ, C _{RP} =100 nF)	480	680	880	ns
tDEAD-CAUSAL		f _S =140 kHz, (R _{RP} =75 kΩ~200 kΩ, C _{RP} =1 nF)	350	500	650	ns
t _{CAUSAL-FAULT}	If t _{S-PWM} (n+1) > t _{CAUSAL} x t _{S-PWM} (n), SR Stops Switching & Enters Green Mode	f _S =65 kHz to 140 kHz	130	150	170	%
tcausal_leave	(Assume SR Triggers Fault Causal Protection) If LPC Rises Twice during t_{CAUSAL_LEAVE} and Previous On-Time of $V_{LPC-HIGH}$ is Longer than t_{LPC-EN} , then SR Leaves Fault Causal Protection ⁽³⁾			5.3		μs
tdead-cfr	Once CFR is Triggered, SR Terminates & Forces SR to Enter Green Mode (The Last Time from SR Gate Falling to LPC Rising) ⁽³⁾	Causal Function Regulator (CFR)		70		ns
Internal Ove	r-Temperature Protection for OTP	•				
T _{OTP}	Internal Threshold Temperature for OTP ⁽³⁾			140		°C
T _{OTP-HYST}	Hysteresis Temperature for Internal OTP ⁽³⁾			20		°C

Note:

3. Guaranteed by Design

FAN6224 — Synchronous Rectification Controller for Flyback and Forward Freewheeling Rectification











Figure 26. Waveforms of Linear-Predict Timing Control in CCM and DCM / QR Flyback for High-Side Application

Linear Predict Timing Control

The SR MOSFET turn-off timing is determined by linear-predict timing control and the operation principle is based on the volt-second balance theorem, which states: the inductor average voltage is zero during a switching period in steady state, so the charge voltage and charge time product is equal to the discharge voltage and discharge time product. In flyback converters, the charge voltage on the magnetizing inductor is input voltage (VIN), while the discharge voltage is reflected output voltage (nV_{OUT}), as the typical waveforms show in Figure 25. The following equation can be drawn:

$$V_{IN} \cdot t_{PM.ON} = n \cdot V_{OUT} \cdot t_{L.DIS}$$
(1)

where $t_{PM,ON}$ is inductor charge time; $t_{L,DIS}$ is inductor discharge time; and n is turn ratio of primary windings (N₁) to secondary windings (N₂).

FAN6224 uses the LPC and RES pins with two sets of voltage dividers to sense DET voltage (V_{DET}) and output voltage (V_{OUT}), respectively; so V_{IN}/n , $t_{PM.ON}$, and V_{OUT} can be obtained. As a result, $t_{L,DIS}$, which is the on-time of SR MOSFET, can be predicted by Equation 1. As shown in Figure 25, the SR MOSFET is turned on when the SR MOSFET body diode starts conducting and DET voltage drops to zero. The SR MOSFET is turned off by linear-predict timing control.

Circuit Realization

The linear-predict timing-control circuit generates a replica (V_{CT}) of the magnetizing current of the flyback transformer using an internal timing capacitor (C_T), as shown in Figure 27. Using the internal capacitor voltage, the inductor discharge time ($t_{L,DIS}$) can be detected indirectly, as shown in Figure 25. When C_T is discharged to zero, the SR controller turns off the SR MOSFET.



Figure 27. Simplified Linear-Predict Block

The voltage-second balance equation for the primaryside inductance of the flyback converter is given in Equation (1). Inductor current discharge time is given as:

$$t_{L.DIS} = \frac{V_{IN} \cdot t_{PM.ON}}{n \cdot V_{OUT}}$$
(2)

The voltage scale-down ratio between RES and LPC is defined as K below:

$$K = \frac{R_4 / (R_3 + R_4)}{R_2 / (R_1 + R_2)}$$
(3)

During $t_{PM.ON}$, the charge current of C_T is i_{CHR} - i_{DICHR} , while during $t_{L.DIS}$, the discharge current is i_{DICHR} . As a result, the current-second balance equation for internal timing capacitor (C_T) can be derived from:

$$\left(\frac{3.9}{K} \cdot \left(\frac{V_{IN}}{n} + V_{OUT}\right) - V_{OUT}\right) \cdot t_{PM.ON} = V_{OUT} \cdot t_{CT.DIS}$$
(4)

Therefore, the discharge time of C_T is given as:

$$t_{CT.DIS} = \frac{\left(\frac{3.9}{K} \cdot \left(\frac{V_{IN}}{n} + V_{OUT}\right) - V_{OUT}\right) \cdot t_{PM.ON}}{V_{OUT}}$$
(5)

When the voltage scale-down ratio between LPC and RES (K) is 3.9, the discharge time of C_T (t_{CT.DIS}) is the same as inductor current discharge time (t_{L.DIS}). However, considering the tolerance of voltage divider resistors and internal circuit, the scale-down ratio (K) should be larger than 3.9 to guarantee that t_{CT.DIS} is shorter than t_{L.DIS}. It is typical to set K around 4.0~4.5.

Referring to Figure 25, when LPC voltage is higher than V_{LPC-EN} over a period of blanking time (t_{LPC-EN}) and lower than $V_{LPC-TH-HIGH}$ (1.22 V), then SR MOSFET can be triggered. Therefore, V_{LPC-EN} must be lager than $V_{LPC-TH-HIGH}$ or the SR MOSFET cannot be turned on. As a result, when designing the voltage divider of the LPC, considering the tolerance, R_1 and R_2 should satisfy the equation:

$$\frac{R_2}{R_1 + R_2} \cdot (\frac{V_{IN.MIN}}{n} + V_{OUT}) > 1.54$$
(6)

On the other hand, there is also a threshold voltage, $V_{\text{RES-EN}}$, for RES pin to enable SR switching, hence R_3 and R_4 must satisfy:

$$\frac{R_3}{R_3 + R_4} \cdot V_{OUT} > 2 \tag{7}$$

In addition, considering the linear operating range, LPC and RES voltage should be under 4.8 V, and therefore:

$$\frac{R_2}{R_1 + R_2} \cdot \left(\frac{V_{IN.MAX}}{n} + V_{OUT}\right) < 4.8 \tag{8}$$

$$\frac{R_4}{R_3 + R_4} \cdot V_{OUT} < 4.8 \tag{9}$$

For high-side applications, as shown in Figure 2, an extra auxiliary winding (N₃) is used to supply voltage for controller. To detect output voltage, the RES pin is connected to the auxiliary winding through a set of voltage dividers. As Figure 26 shows, V_{RES} is proportional to V_{OUT} when SR MOSFET or its body diode conducts. Therefore, information of V_{OUT} is sampled at $t_{RES-SMP}$ after the primary-side MOSFET turns off. As a result, Equation (4) can be rewritten as:

$$\left(\frac{3.9}{K \cdot n'} \cdot \left(\frac{V_{IN}}{n} + V_{OUT}\right) - V_{OUT}\right) \cdot t_{PM.ON} = V_{OUT} \cdot t_{CT.DIS} \quad (10)$$

where n' is the turn ratio of auxiliary windings (N_3) to secondary windings (N_2) .

The discharge time of C_T can be obtained as:

$$t_{CT.DIS} = \frac{\left(\frac{3.9}{K \cdot n'} \cdot \left(\frac{V_{IN}}{n} + V_{OUT}\right) - V_{OUT}\right) \cdot t_{PM.ON}}{V_{OUT}}$$
(11)

Therefore, when the voltage scale-down ratio (K) and turn ratio (n') product is 3.9; the discharge time, $t_{CT.DIS}$, is the same as inductor current discharge time, $t_{L.DIS}$. To guarantee $t_{CT.DIS}$ is shorter than $t_{L.DIS}$, the K and n' product should be larger than 3.9. It is typical to set the product around 4.0~4.5. When designing the voltage divider of LPC, the consideration is the same as that of low-side application, which means that the linear operating range, Equations (6) and (8) must be satisfied. However, when determining the voltage divider of RES, note that turn ratio n' must be taken into consideration and so that Equation (7) and (9) are modified as:

$$\frac{R_4}{R_3 + R_4} \cdot n' \cdot V_{OUT} > 2 \tag{12}$$

$$\frac{R_4}{R_3 + R_4} \cdot n' \cdot V_{OUT} < 4.8$$

(13)

^{© 2013} Fairchild Semiconductor Corporation FAN6224 • Rev. 1.4

CCM Operation

The typical waveforms of CCM operation in steady state are shown as right side of Figure 25 and Figure 26. When the primary-side MOSFET is turned on, the energy is stored in L_m. During the on-time of the primary-side MOSFET ($t_{PM.ON}$), the magnetizing current (I_M) increases linearly from $I_{M,min}$ to $I_{M,max}$. Meanwhile, internal timing capacitor (C_T) is charged by current source (i_{CHR} - i_{DICHR}) proportional to V_{IN}, so V_{CT} also increases linearly.

When the primary-side MOSFET is turned off, the energy stored in L_m is released to the output. During the inductor discharge time ($t_{L,DIS}$), the magnetizing current (I_M) decreases linearly from $I_{M,max}$ to $I_{M,min}$. At the same time, the internal timing capacitor (C_T) is discharged by current source (i_{DISCHR}) proportional to V_{OUT} , so V_{CT} also decreases linearly. To guarantee the proper operation of SR, it is important to turn off the SR MOSFET just before SR current reaches $I_{M,min}$ so that the body diode of the SR MOSFET is naturally turned off.

DCM / QR Operation

In DCM / QR operation, when primary-side MOSFET is turned off, the energy stored in Lm is fully released to the output at the turn-off timing of primary-side MOSFET. Therefore, the DET voltage continues resonating until the primary-side MOSFET is turned on, as depicted in Figure 25. While DET voltage is resonating, DET voltage and LPC voltage drop to zero by resonance, which can trigger the turn-on of the SR MOSFET. To prevent fault triggering of the SR MOSFET in DCM operation, a blanking time is introduced to LPC voltage. The SR MOSFET is not turned on even when LPC voltage drops below VLPC-TH-HIGH UNLESS LPC voltage stays above 0.875 VLPC-HIGH longer than the blanking time (t_{LPC-EN}). The turn-on timing of the SR MOFET is inhibited by gate inhibit time (t_{INHIBIT}), once the SR MOSFET turns off, to prevent fault triggering.

mWSaver™ Technology

Green-Mode Operation

To minimize the power consumption at light-load condition, the SR circuit is disabled when the load decreases. As illustrated in Figure 28, the discharge times of the inductor and internal timing capacitor decrease as load decreases. If the discharge time of the internal timing capacitor (t_{CT.DIS}) is shorter than t_{GREEN-ON} for more than three cycles, then the SR circuit enters Green Mode. Once FAN6224 enters Green Mode, the SR MOSFET stops switching and the major internal block is shut down to further reduce the operating current of the SR controller. In Green Mode, the operating current reduces to 300 µA. This allows power supplies to meet stringent power conservation requirements. When the discharge time of the internal capacitor is longer than t_{GREEN-OFF} for more than fifteen cycles, the SR circuit is enabled and resumes the normal operation, as shown in Figure 29.

To enhance flexibility of design, $t_{\text{GREEN-ON}}$ and $t_{\text{GREEN-OFF}}$ are adjustable by the external resistor of the RP pin within a certain range. As shown in Figure 30, larger

 R_{RP} resistance corresponds to longer $t_{\text{GREEN-ON}}$ and $t_{\text{GREEN-OFF}}$, and vice versa. Therefore, by setting different resistance of R_{RP} , the loading of entering and exiting Green Mode is adjustable.





Selection of Operating Frequency

For different operating frequency range, internal parameters of the SR controller should be different to optimize signal processing. The capacitor of the RP pin (C_{RP}) is used to determine the operating frequency range of the SR controller. For low switching frequency systems (<100 kHz), C_{RP} is recommended as 10 nF; for high switching frequency systems (100k~140 kHz), C_{RP} is recommended as 1nF.

Causal Function

Causal function is utilized to limit the time interval (t_{SR-MAX}) from the rising edge of V_{LPC} to the falling edge of the SR Gate. As shown in Figure 31, t_{SR-MAX} is limited to previous switching period (t_{S-PWM}) minus a dead time, say $t_{DEAD-CAUSAL}$. When the system operates at fixed frequency, whether voltage-second balance theorem can be applied or not, causal function can guarantee reliable operation.



Figure 31. Causal Function Operation

Fault Causal Timing Protection

Fault causal timing protection is utilized to disable the SR Gate under some abnormal conditions. Once the switching period ($t_{S-PWM}[n]$) is longer than 150% of previous switching period ($t_{S-PWM}[n-1]$), the SR Gate is disabled and enters Green Mode, as shown in Figure 32. Since the rising edge of V_{LPC} among switching periods (t_{S-PWM}) is tracked for causal function, the accuracy of switching period is important. Therefore, if the detected switching period has a serious variation, the SR Gate is terminated to prevent fault trigger.



Figure 32. Fault Causal Timing Protection

Gate Expansion Limit Protection

Gate expansion limit protection controls the on-time expansion of the SR MOSFET. Once the discharge

time of the internal timing capacitor ($t_{DIS,CT}$) is longer than 120% of the previous on-time of the SR MOSFET ($t_{on-SR}[n-1]$); $t_{on-SR}[n]$ is limited to 120% of $t_{on-SR}[n-1]$, as shown in Figure 33. When output load changes rapidly from light load to heavy load, voltage-second balance theorem may not be applied. In this transient state, gate expand limit protection is activated to prevent overlap between the SR Gate and the PWM gate.





RES Dropping Protection

RES dropping protection prevents V_{RES} dropping too much within a cycle. The V_{RES} is sampled as a reference voltage, V_{RES} , on V_{LPC} rising edge. Once V_{RES} drops below 85% of V_{RES} , the SR Gate is turned off immediately, as shown in Figure 34. When output voltage drops rapidly within a switching cycle, voltagesecond balance may not be applied; RES dropping protection is activated to prevent overlap.



Figure 34. V_{RES} Dropping Protection

LPC Width Expansion / Shrink Protection

LPC width expansion and shrink protection is utilized to disable the SR MOSFET switching under some abnormal conditions. As Figure 35 shows, once the LPC pulse width ($t_{LPC}[n]$) is longer than that of previous cycle ($t_{LPC}[n-1]$) for $t_{LPC-EXP-LMT}$, the LPC width expansion protection is triggered and SR MOSFET switching is terminated immediately. Figure 36 shows the timing diagram of LPC width shrink protection. Once $t_{LPC}[n]$ is shorter than $t_{LPC}[n-1]$, the SR MOSFET switching also shuts down immediately.



Figure 36. VLPC Width Shrink Protection

Over-Time Protection

Generally, the minimum operating frequency of PWM controller in normal status is above 65 kHz (65~140 kHz). In FAN6224, there are two over-time protections that force the SR controller to go into green mode. As shown in upper part of Figure 37, the first one is when the time between LPC pulses (from LPC falling edge to rising edge) is longer than 95 us. This is typically triggered when the primary side controller operates in burst mode operation. To minimize the power consumption, FAN6224 enters into green mode in this condition. This green mode is also triggered when the LCP voltage divider is malfunctioning.

Another condition is when the time duration from SR turn-off to SR turn-on is longer than 75us as shown in lower part of Figure 37. This happens when the PWM controller in the primary side goes into burst mode operation at light load condition.



Figure 37. Over-Time Protection

LPC Pin Open / Short Protection

LPC-Open Protection: If V_{LPC} is higher than V_{LPC-DIS} for longer than debounce time $t_{LPC-HIGH}$, FAN6224 stops switching immediately and enters Green Mode. V_{LPC} is clamped at 6.2 V to avoid LPC pin damage.

LPC-Short Protection: If V_{LPC} is pulled to ground and the charging current of timing capacitor (C_T) is near zero, SR Gate is not output.

RES Pin Open / Short Protection

RES-Open Protection: If V_{RES} is pulled to HIGH level, the gate signal is extremely small and FAN6224 enters Green Mode. In addition, V_{RES} is clamped at 6.2 V to avoid RES pin damage.

RES-Short Protection: If V_{RES} is lower than $V_{\text{RES-EN}}$ (1.6 V), FAN6224 stops switching immediately and enters Green Mode.

Under-Voltage Lockout (UVLO)

The power ON and OFF V_{DD} threshold voltages are fixed at 10.5 V and 10.1 V, respectively. The FAN6224 can be used in various output voltage applications.

V_{DD} Pin Over-Voltage Protection (OVP)

Over-voltage conditions are usually caused by an open feedback loop. V_{DD} over-voltage protection prevents damage to the SR MOSFET. When the voltage on the VDD pin exceeds 27.5 V; the SR controller stops switching the SR MOSFET.

Over-Temperature Protection (OTP)

To prevent the SR Gate from fault triggering in high temperatures, internal over-temperature protection is integrated in FAN6224. If the temperature is over 140°C, the SR Gate is disabled until the temperature drops below 120°C.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC